An Implantable CMOS Circuit Interface for Multiplexed Microelectrode Recording Arrays

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 3, 1992, Pages 433-443

  Kensall, Jin Ji ^a   Wise, D ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIOMEDICAL ENGINEERING - ELECTROENCEPHALOGRAPHY; BIOMEDICAL EQUIPMENT - ELECTRODES; ELECTRODES - MEDICAL APPLICATIONS; MICROELECTRODES; MULTIPLEXING;

IMPLANTABLE DEVICES; RECORDING ARRAYS;

INTEGRATED CIRCUITS, CMOS;

EID: 0026834706     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.121568     Document Type: Article

References (10)

1. K. L. Drake, K. D. Wise, J. Farraye, D. J. Anderson and S. L. BeMent, “Performance of planar multisite microprobes in recording extracellular single-unit intracortical activity,” IEEE Trans. Biomed. Eng., vol. 35, no. 9, pp. 719-732, Sept. 1988.
2. K. Najafi, K. D. Wise, and T. Mochizuki, “A high-yield IC-compatible multichannel recording array,” IEEE Trans. Electon Devices, vol. ED-32, no. 7, pp. 1206–1211, July 1985.
3. K. Najafi and K. D. Wise, “An implantable multielectrode array with on-chip signal processing,” in ISSCC Dig. Tech. Papers Feb. 1986, pp. 98-99.
4. K. Najafi and K. D. Wise, IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1035–1044, Dec. 1986.
5. K. Najafi, J. Ji, and K. D. Wise, “Scaling limitations of silicon multichannel recording probes,” IEEE Trans. Biomed. Eng., vol. 37, no. 1, pp. 1–11, Jan. 1990.
6. J. Ji, K. Najafi, and K. D. Wise, “A low-noise demultiplexing system for active multichannel microelectrode arrays,” IEEE Trans. Biomed. Eng., vol. 38, no. 1, pp. 75–81, Jan. 1991.
7. M. G. Dorman, M. A. Prisbe, and J. D. Meindle, “A monolithic signal processor for a neurophysiological telemetry system,” IEEE J. Solid-State Circuits, vol. SC-20, no. 6, pp. 1185–1193, Dec. 1985.
8. M. S. J. Steyaert, W. M. C. Sansen, and C. Zhongyuan, “A micropower low-noise monolithic instrumentation amplifier for medical purposes,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1163—1168, Dec. 1987.
9. P. R. Gray, “Basic MOS operational amplifier design—An overview,” in Analog MOS Integrated Circuits. New York: IEEE, 1980.
10. J. C. Bertails, “Low-frequency noise considerations for MOS amplifier design,” IEEE J. Solid-State Circuits, vol. SC-14, no. 4, pp. 773–776, Aug. 1979.