Virtual-Channel Flow Control

IEEE Transactions on Parallel and Distributed Systems

Volumn 3, Issue 2, 1992, Pages 194-205

  Dally, William J ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

communication networks; concurrent computing; flow control

Indexed keywords

COMPUTERS, DIGITAL--DATA COMMUNICATION SYSTEMS;

COMMUNICATION PROTOCOLS; VIRTUAL CHANNELS;

COMPUTER NETWORKS;

EID: 0026825968     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.127260     Document Type: Article

References (27)

1. R. Arlauskas, “iPSC/2 system: A second generation hypercube,” in Proc. Third Conf. Hypercube Concurrent Comput. and Appl., ACM, 1988, pp. 33–36.
2. W. C. Athas and C. L. Seitz, “Multicomputers: Message-passing concurrent computers,” IEEE Comput. Mag., vol. 21, pp. 9–24, Aug. 1988.
3. D. Bertsekas and R. Gallager, Data Networks. Englewood Cliffs, NJ: Prentice-Hall, 1987.
4. S. Borkar, R. Cohn, G. Cox, S. Gleason, T. Gross, H. T. Kung, M. Lam, B. Moore, C. Peterson, J. Pieper, L. Rankin, P. S. Tseng, J. Sutton, J. Urbanski, and J. Webb, “iWARP: An integrated solution to high-speed parallel computing,” in Proc. Supercomput. Conf., IEEE, Nov. 1988, pp. 330–338.
5. S. Borkar et. al., “Supporting systolic and memory communication in iWarp,” in Proc. 17th Int. Symp. Comput. Architecture, May 1990, pp. 70–81.
6. W. J. Dally, “Network and processor architecture for message-driven computers,” in VLSI and Parallel Computation, Suaya and Birtwhistle, Eds. Los Altos, CA: Morgan Kaufmann, 1990.
7. W. J. Dally, “Performance analysis of x-ary n-cube interconnection networks,” IEEE Trans. Comput., vol. 39, June 1990.
8. Also appears as a chapter in Artificial Intelligence at MIT, Expanding Frontiers, edited by P. H. Winston, with Sarah A. Shellard, vol. 1. Cambridge, MA: MIT Press, 1990, pp. 548–581.
9. Also appears as a chapter in Artificial Intelligence at MIT, Expanding Frontiers, edited by P. H. Winston, with Sarah A. Shellard, vol. 1. Cambridge, MA: MIT Press, 1990, pp. 54 “Virtual-channel flow control,” in Proc. 17th Annu. Int. Symp. Comput. Architecture, Los Alamitos, CA, IEEE Computer Society Press, May 1990, pp. 60–68.
10. W. J. Dally et. al., “The J-Machine: A fine-grain concurrent computer,” in Proc. IFIP Congress, G. X. Ritter, Ed. New York: North-Holland, Aug. 1989, pp. 1147–1153.
11. W.J. Dally and C. L. Seitz, “The torus routing chip,” Distributed Comput., vol. 1, pp. 187–196, 1986.
12. W.J. Dally and C. L. Seitz, “Deadlock free message routing in multiprocessor interconnection networks,” IEEE Trans. Comput., vol. C-36, pp. 547–553, May 1987, VLSI memo 87-417.
13. W.J. Dally and P. Song, “Design of a self-timed VLSI multicomputer communication controller,” in Proc. Int. Conf. Comput. Design, IEEE Computer Society Press, Oct. 1987, pp. 230–234.
14. BBN Advanced Computers Inc., “Butterfly parallel processor overview,” BBN Rep. 6148, Mar. 1986.
15. M. Karol, M. G. Hluchyj, and S.P. Morgan, “Input versus output queueing on a space-division packet switch,” IEEE Trans. Commun., vol. COM-35, Dec. 1987.
16. P. Kermani and L. Kleinrock, “Virtual cut through: A new computer communication switching technique,” Comput. Networks, vol. 3, pp. 267–286, 1979.
17. P. Kermani and L. Kleinrock, “A tradeoff study of switching systems in computer communication networks,” IEEE Trans. Comput., vol. C-29, pp. 1052–1060, Dec. 1980.
18. L. Kleinrock, Queueing Systems, Vol. 1: Theory. New York: Wiley, 1975.
19. C. P. Kruskal and M. Snir, “The performance of multistage interconnection networks for multiprocessors,” IEEE Trans. Comput., vol. C-32, pp. 1091–1098, Dec. 1983.
20. In MOS Ltd., IMS T424 Reference Manual, Order Number 72 TRN 006 00, Nov. 1984.
21. C. L. Liu and J. W. Layland, “Scheduling algorithms for multiprogramming in a hard-real-time environment,” J. ACM, vol. 20, no. 1, pp. 46–61, Jan. 1973.
22. J.N. Mailhot, “Routing and flow control strategies in multiprocessor networks,” S.B. thesis, May 1988.
23. J. H. Patel, “Performance of processor-memory interconnections for multiprocessors,” IEEE Trans. Comput., vol. C-30, pp. 771–780, 1981.
24. C. L. Seitz et at., “The architecture and programming of the Ametek Series 2010 multicomputer,” in Proc. Third Conf. Hypercube Concurrent Comput. and Appl., ACM, 1988, pp. 33–36.
25. C. L. Seitz, “The Cosmic Cube,” Commun. ACM, vol. 28, pp. 22–33, Jan. 1985.
26. Y. Tamir and G. L. Frazier, “High-performance multi-queue buffers for VLSI communication switches,” in Proc. 15th Anna. ACM/IEEE Int. Symp. Comput. Architecture, June 1988, pp. 343–354.
27. A. S. Tanenbaum, Computer Networks, second ed. Englewood Cliffs, NJ: Prentice-Hall 1988.