Floating Gates for Avalanche Suppression in MESFET's

IEEE Electron Device Letters

Volumn 13, Issue 1, 1992, Pages 61-63

  Levinson, M ^a   Rossoni, P G ^a   Butler, S ^a   Ditchek, B M ^a  

^a VERIZON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC BREAKDOWN; ELECTRIC FIELDS;

AVALANCHE SUPPRESSION; FLOATING GATE MESFET;

SEMICONDUCTOR DEVICES, MESFET;

EID: 0026743469     PISSN: 07413106     EISSN: 15580563     Source Type: Journal    
DOI: 10.1109/55.144952     Document Type: Article

References (15)

1. T. Furutsuka, T. Tsuji, and F. Hasegawa, “Improvement of the drain breakdown voltage of GaAs power MESFET's by a simple recess structure,” IEEE Trans. Electron Devices, vol. ED-25, pp. 563–567, 1978.
2. S.H. Wemple, W.C. Niehaus, H.M. Cox, J.V. DiLorenzo, and W.O. Schlosser, “Control of gate-drain avalanche in GaAs MESFET's,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1013–1018, 1980.
3. W.R. Frensley, “Power-limiting breakdown effects in GaAs MESFET's,” IEEE Trans. Electron Devices, vol. ED-28, pp. 962–970, 1981.
4. J.P.R. David, J.E. Sitch, and M.S. Stern, “Gate-drain avalanche breakdown in GaAs power MESFET's,” IEEE Trans. Electron Devices, vol. ED-29, pp. 1548–1552, 1982.
5. R. Wroblewski, G. Salmer, and Y. Crosnier, “Theoretical analysis of the DC avalanche breakdown in GaAs MESFET's,” IEEE Trans. Electron Devices, vol. ED-30, pp. 154–159, 1983.
6. T.M. Barton and P.H. Ladbrooke, “Dependence of maximum gate-drain potential in GaAs MESFET's upon localized surface charge,” IEEE Electron Device Lett., vol. EDL-6, pp. 117–119, 1985.
7. Y. Wada and M. Tomizawa, “Drain avalanche breakdown in gallium arsenide MESFET's,” IEEE Trans. Electron Devices, vol. 35, pp. 1765–1770, 1988.
8. A.F. Evason, J.R.A. Cleaver, and H. Ahmed, “Fabrication and performance of GaAs MESFET's with graded channel doping using focused ion-beam implantation,” IEEE Electron Device Lett., vol. 9, pp. 281–283, 1988.
9. D.D. Rathman, “Optimization of the doping profile in Si permeable base transistors for high-frequency, high-voltage operation,” IEEE Trans. Electron Devices, vol. 37, pp. 2090–2098, 1990.
10. B.M. Ditchek, T.R. Middleton, P.G. Rossoni, and B.G. Yacobi, “Novel high voltage transistor fabricated using the in situ junctions in a Si-TaSi2 eutectic composite,” Appl. Phys. Lett., vol. 52, pp. 1147–1149, 1988.
11. M. Levinson, P.G. Rossoni, F. Rock, and B.M. Ditchek, “High voltage floating gate array transistors,” Electron. Lett., vol. 26, pp. 777–778, 1990.
12. P.G. Rossoni, M. Levinson, and B.M. Ditchek, “Floating junction effects in semiconductor-metal eutectic transistors,” J. Appl. Phys., vol, 70, pp. 2861–2865, 1991.
13. PISCES-IIB, Stanford Electron. Labs., Stanford Univ., Stanford, CA.
14. W.N. Grant, “Electron and hole ionization rates in epitaxial silicon at high electric fields,” SolidState Electron., vol. 16, pp. 1189–1203, 1973.
15. M.K. Johnson, A.D. Annis, J.N. Sandoe, and D. Coe, “An analysis of the dynamic behavior of field-limiting ring-passivation systems,” IEEE Trans. Electron Devices, vol. 36, pp. 1203–1211, 1989.