A Reconfigurable VLSI Neural Network

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 1, 1992, Pages 67-81

  Satyanarayana, Srinagesh ^a   Tsividis, Yannis P ^b   Graf, Hans Peter ^c  

^a Och Spine at New York Presbyterian Hospitals   (United States)

^b NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

^c LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, VLSI; MICROPROCESSOR CHIPS;

DISTRIBUTED NEURON; LEARNING ALGORITHM; NONLINEAR LOAD; RECONFIGURABLE NEURAL NETWORK; RECONFIGURATION SWITCH MATRIX; TRANSCONDUCTANCE SYNAPSE;

NEURAL NETWORKS;

EID: 0026727537     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.109558     Document Type: Article

References (29)

1. K. Goser, U. Ramacher, and U. Rachert, Eds. Proc. 1st Int. Workshop Microelectron. Neural Network, Dormund, Germany, June 25–26, 1990, ISBN 3-89227-021-X.
2. “Hardware implementation and neural nets and synapses,” Conf. sponsored by NSF and ONR, San Diego, CA, Jan. 1988.
3. J. Raffel, “Electronic implementation of neuromorphic systems,” in Proc. IEEE Custom Integrated Circuits Conf., 1988, pp. 10.1.1-10.1.7.
4. E. R. Vittoz, “Analog VLSI implementation of neural networks,” in Proc. Int. Symp. Circuits Syst. (New Orleans, LA), 1990, pp. 2524–2527.
5. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
6. H. P. Graf and L. D. Jackel, “Analog electronic neural network circuits,” IEEE Circuits Devices Mag., vol. 5, no. 4, pp. 44–49, July 1989.
7. S. Satyanarayana, “Analog VLSI implementation of reconfigurable neural networks,” Ph.D. dissertation, Columbia Univ., New York, NY, 1991.
8. J. J. Hopfield, “Neural networks and physical systems with emergent collective computational abilities,” Proc. Nat. Acad. Sci., vol. 79, 2554–2558, 1982.
9. Y. Tsividis and S. Satyanarayana, “Analogue circuits for variable-synapse electronic neural networks,” Electron. Lett. , vol. 23, no. 24, pp. 1313–1314, Nov. 1987.
10. F. J. Kub, I. A. Mack, K. K. Moon, C. Yao, and J. Modola, “Programmable analog synapses for microelectronic neural networks using a hybrid digital-analog approach,” in Proc. IEEE Int. Conf. Neural Networks (San Diego, CA), 1988.
11. H. C. Card and W. R. Moore, “EEPROM synapses exhibiting pseudo-hebbian plasticity,” Electron. Lett., vol. 25, no. 2, pp. 805-806, June 1989.
12. U. Ruckert and K. Goser, “VLSI architectures for associative networks,” in Proc. Int. Symp. Circuits Syst., 1988, pp. 755–758.
13. M. Holler, S. Tam, H. Castro, and R. Benson, “An electrically trainable artificial neural network etann with 10420 ‘floating gate’ synapses,” in Proc. Int. Joint Conf. Neural Networks (Washington, DC), vol. II, June 1989, 191–196.
14. S. Satyanarayana, Y. Tsividis, and H. P. Graf, “Analogue neural networks with distributed neurons,” Electron. Lett., vol. 25, no. 5, pp. 302–304. Mar. 1989.
15. S. Eberhardt, T. Duong, and A. Thakoor, “Design of parallel hardware neural network systems from custom analog VLSI ‘building block’ chips,” in Proc. Joint Conf. Neural Networks (Washington, DC), vol. II, June 1989, pp. 183–190.
16. P. Mueller et al., “A programmable analog neural computer and simulator,” in Advances in Neural Information Processing Systems I, vol. 1, D. S. Touretsky, Ed. San Mateo, CA: Morgan Kaufmann. 1989, pp. 712–719.
17. S. Satyanarayana, Y. Tsividis, and H. P. Graf, “A reconfigurable analog VLSI neural network chip,” in Advances in Neural Information Processing Systems 2, vol. 2, D. S. Touretsky, Ed. San Mateo, CA: Kaufmann, 1990, 758–768.
18. J. R. Mann and S. Gilbert, “An analog self-organizing neural network chip.” in Advances in Neural Information Processing Systems I. vol. I. D. S. Touretsky. Ed. San Mateo, CA: Morgan Kaufmann, 1989, pp. 739–747.
19. D. B. Schwartz, R. E. Howard, and W. E. Hubbard, “Adaptive neural networks using MOS charge storage,” in Advances in Neural Information Processing Systems J. vol. 1, D. S. Touretsky, Ed. San MaCA: Kaufmann, 1989, 761–768.
20. A. P. Thakoor, A. Moopenn. H. Langenbacher, and S. K. Khanna, “Programmable synaptic chip for electronic neural networks,” in Neural Information Processing Systems, D.Z. Anderson, Ed. Denver, CO: American Institute of Physics, 1988, pp. 564–572.
21. Y. P. Tsividis and P. Antognetti, Eds., Design of MOS VLSI Circuits for Telecommunications. Englewood Cliffs, NJ: Prentice-Hail, 1985.
22. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Holt Rinehart and Winston, 1987.
23. Y. P. Tsividis, Operation and Modelling of the MOS Transistors. New York: McGraw-Hill, 1987.
24. R. Gregorian and G. C. Temes. Analog MOS Integrated Circuits for Signal Processing. New York: 1986.
25. Y. Pao, Adaptive Pattern Recognition and Neural Networks. Reading, MA: Addison-Wesley, 1989.
26. R. O. Duda and P. E. Hart, Pattern Classification and Scene Analysis. New York: Wiley. 1973.
27. A. Dembo and T. Kailath, “Model-free distributed learning.” IEEE Trans. Neural Networks, vol. 1, no. 1, pp. 58–70, Mar. 1990.
28. R. Lippmann, “Pattern classification using neural networks,” IEEE Commun. vol. 27, no. 11, 47–64, Nov. 1989.
29. J. Denker et al., “Large automatic learning, rule extraction, and generalization,” Complex Systems, vol. 1, pp. 877–922, 1987.