The Digi Neocognitron: A Digital Neocognitron Neural Network Model for VLSI

IEEE Transactions on Neural Networks

Volumn 3, Issue 1, 1992, Pages 73-85

  White, Brian A ^a   Elmasry, Mohamed I ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CHARACTER RECOGNITION; INTEGRATED CIRCUITS, VLSI; PATTERN RECOGNITION;

DIGITAL NEURAL NETWORKS; NEOCOGNITRONS;

NEURAL NETWORKS;

EID: 0026705942     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.105419     Document Type: Article

References (31)

1. D. E. Rumelhart and J.L. McClelland, Parallel Distributed Processing, vol. 1, Foundations. Cambridge, MA: MIT Press, 1986.
2. R. P. Lippmann, “An introduction to computing with neural nets,” IEEE ASSP Magazine, vol. 4, pp. 4–22, Apr. 1987.
3. R. Hecht-Nielsen, “Neurocomputing: Picking the human brain,” IEEE Spectrum, vol. 25, pp. 36–41, Mar. 1988.
4. IEEE Trans. Neural Networks, 1990, issues.
5. L. E. Atlas and Y. Suzuki, “Digital systems for artificial neural networks,” IEEE Circuits and Devices Magazine, pp. 20–24, Nov. 1989.
6. P. Treleaven et al. “VLSI architectures for neural networks,” IEEE MICRO Magazine, pp. 8–27, Dec. 1989.
7. Proc. IEEE IJCNN, (San Diego, CA), 1990.
8. R. E. Howard et al., “Optical character recognition: A technology driver for neural networks,” in Proc. IEEE ISCAS, 1990, pp. 2433–2436.
9. L. D. Jackel et al., “Hardware requirements for neural-net optical character recognition,” in Proc. IEEE IJCNN, (San Diego, CA), 1990, vol. II, pp. 855–861.
10. D. Hammerstrom, “A VLSI architecture for high-performance, low-cost, on-chip learning,” in Proc. IEEE IJCNN, (San Diego, CA), 1990, vol. II, 537–544.
11. M. S. Tomlinson et al., “A digital neural network architecture for VLSI,” in Proc. IEEE IJCNN, (San Diego, CA), 1990, vol. II, pp. 545–550.
12. A. El Gama! et al., “An architecture for electrically configurable gate arrays,” IEEE J. Solid-State Circuits, vol. 24, pp. 394-398, Apr. 1989.
13. K. Fukushima, “Neocognitron: A self-organizing neural network model for a mechanism of pattern recognition unaffected by shift in position,” Biol. Cybern., vol. 36, pp. 193–202, 1980.
14. K. Fukushima and S. Miyake, “Neocognitron: A new algorithm for pattern recognition tolerant of deformations and shifts in position,” Pattern Recognition, vol. 15, no. 6, pp. 455–469, 1982.
15. K. Fukushima, “Analysis of the process of visual pattern recognition by the neocognitron,” Neural Networks, vol. 2, pp. 413–420, 1989.
16. D. Hammerstrom and E. Means, “System design for a second generation neurocomputer,” in Proc. IEEE IJCNN, Jan. 1990, vol. II, pp. 80–83.
17. H. K. Brown et al., “Orthogonal extraction training algorithm,” in Proc. IEEE IJCNN, Jan. 1990, vol. I, pp. 537–540.
18. C. L. Wilson et al., “Self-organizing neural network character recognition on a massively parallel computer,” in Proc. IEEE IJCNN, (San Diego, CA), 1990, vol. II, pp. 325–329.
19. K. Fukushima, S. Miyake, and T. Ito, “Neocognitron: A neural network model for a mechanism of visual pattern recognition,” IEEE Trans. Syst. Man, Cybern., vol. SMC-13, pp. 826–834, Sept. 1983.
20. Y. Lee et al., “Hangul recognition using neocognitron,” in Proc. IEEE IJCNN, Jan. 1990, vol. I, pp. 416–419.
21. S. Wang and C. Pan, “A neural network approach for Chinese character recognition,” in Proc. IEEE IJCNN, (San Diego, CA), 1990, vol. II, pp. 917–923.
22. E. Barnard and D. Casasent, “Shift invariance and the neocognitron,” Neural Networks, vol. 3, pp. 403–410, 1990.
23. K. Johnson et al., “Feature extraction in the neocognitron,” in Proc. IEEE IJCNN, 1988, vol. II, pp. 117–126.
24. B. A. White and M. I. Elmasry, “Digi Neocognitron: A neocognitron neural network model for VLSI,” Report No. UW/VLSI 91–01, VLSI Group, University of Waterloo, Waterloo, Ontario, Jan. 1991.
25. B.A. White and M.I. Elmasry, “VLSI architecture of the digineocognitron neural network,” to be published.
26. Y. C. Lim et al., “VLSI circuits for decomposing binary integers into signed power-of-two terms,” in Proc. IEEE ISCAS, 1990, pp. 2304–2307.
27. M. Marchesi et al., “multi layer perceptrons with discrete weights,” in Proc. IEEE IJCNN, (San Diego, CA), 1990, vol. II, pp. 623–630.
28. Q. Xu et al., “A fault tolerance analysis of a neocognitron model,” in Proc. IEEE IJCNN, Jan. 1990, vol. II, pp. 559–562.
29. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading: Addison-Wesley, 1985, p. 344.
30. ACT 1 Family Gate Arrays Design Reference Manual, ACTEL Corporation, 1989.
31. Texas Instruments, “TGC100 Series 1-micron CMOS Gate Arrays,” May 1990.