Implementing Sequential Machines as Self-Timed Circuits

IEEE Transactions on Computers

Volumn 41, Issue 1, 1992, Pages 12-17

  Ginosar, Ran ^a   Yoeli, Michael ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Asynchronous systems; combinational logic; delay insensitive; finite state machines; master slave register; self timed

Indexed keywords

AUTOMATA THEORY--FINITE AUTOMATA; SWITCHING THEORY--SEQUENTIAL SWITCHING;

SELF-TIMED CIRCUITS;

COMPUTERS, DIGITAL;

EID: 0026626389     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.123378     Document Type: Article

References (13)

1. T. S. Anantharaman, “A delay insensitive regular expression recognizer,” IEEE VLSI Tech. Bull., vol. 1, no. 2, Sept. 1986.
2. T. A. Chu, “Synthesis of self-timed VLSI circuits from graph-theoretic specifications,” Ph.D. dissetation, Massachusetts Institute of Technology, 1987.
3. I. David, R. Ginosar, and M. Yoeli, “An efficient implementation of Boolean functions as self-timed circuits,” IEEE Trans. Comput., this issue, pp. 2–11.
4. I. David, R. Ginosar, and M. Yoeli, “Implementing sequential machines as self-timed circuits,” Tech. Rep. 692, Dep. Elec. Eng., Technion, Nov. 1988.
5. J.C. Ebergen, “Translating programs into delay-insensitive circuits,” Ph.D. dissertation, Eindhoven Univ. of Technology, 1987.
6. Z. Kohavi, Switching and Finite Automata Theory, 2nd ed. New York: McGraw-Hill, 1978.
7. A. J. Martin, “Compiling communicating processes into delay insensitive VLSI circuits,” Distributed Comput., vol. 1, no. 3, pp. 226–234, 1986.
8. A. J. Martin, “Programming in VLSI: From communicating processes to delay-insensitive circuits,” Caltech-CS-TR-89-1, Dep. Comput. Sci., California Institute of Technology, 1989.
9. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980
10. C. E. Molnar, T. P. Fan, and F. U. Rosenberger, “Synthesis of delay-insensitive modules,” in Proc. 1985 Chapel Hill Conf. VLSI, Chapel Hill, NC, May 15–27, 1985, pp. 67–86.
11. M. Rem, “Concurrent computations and VLSI circuits,” in Control Flow and Data Flow; Concepts of Distributed Computing, M. Broy, Ed. Berlin, Germany, Springer-Verlag, 1985, pp. 399–437.
12. C.L. Seitz, “System timing,” in Introduction to VLSI Systems, C. Mead and L. Conway, Eds. Reading, MA: Addison-Wesley, 1980, pp. 218–262.
13. J. L. A., Van de Snepscheut, Trace Theory and VLSI Design, LNCS 200, 1985.