Floating Point Arithmetic and Digital Filters

IEEE Transactions on Signal Processing

Volumn 40, Issue 1, 1992, Pages 85-95

  Rao, Bhaskar D ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC FILTERS, DIGITAL--DESIGN; SIGNAL PROCESSING--DIGITAL TECHNIQUES;

FLOATING POINT ARITHMETIC;

MATHEMATICAL TECHNIQUES;

EID: 0026622170     PISSN: 1053587X     EISSN: 19410476     Source Type: Journal    
DOI: 10.1109/78.157184     Document Type: Article

References (27)

1. L. B. Jackson, “On the interaction of roundoff noise and dynamic range in digital filters,’’ Bell Syst. Tech. J., vol. 49, pp. 159–184, Feb. 1970.
2. L. B. Jackson, “Roundoff-noise analysis for fixed point digital filters realized in cascade and parallel form,” IEEE Trans. Audio Electroacoust., vol. AU-18, pp. 107–122, June 1970.
3. C. T. Mullis and R. A. Roberts, “Synthesis of minimum roundoff noise fixed point digital filters,” IEEE Trans. Circuits Syst., pp. 551 — 561, Sept. 1976.
4. S. Y. Hwang, “Minimum uncorrelated unit noise in state-space digital filtering,” IEEE Trans. Acoust., Speech, Signal Processing, pp. 273–281, 1977.
5. R. A. Roberts and C. T. Mullis, Digital Signal Processing. Reading, MA: Addison-Wesley, 1987.
6. B. Liu and T. Kaneko, “Error analysis of digital filters realized using floating point arithmetic,” Proc. IEEE, vol. 57, no. 10, pp. 1735— 1747, Oct. 1969.
7. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
8. E. P. F. Kan and J. K. Aggarwal, “Error analysis of digital filter employing floating-point arithmetic,” IEEE Trans. Circuit Theory, pp. 678–686, Nov. 1971.
9. I. W. Sandberg, “Floating point roundoff accumulation in digital filter realizations,” Bell. Syst. Tech. J., Vol. 46, pp. 1775–1791, Oct. 1967.
10. C. Caraiscos and B. Liu, “A roundoff analysis of the LMS adaptive algorithm,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 34–41, Feb. 1984.
11. S. Ljung and L. Ljung, “Error propagation properties of recursive least-squares adaptation algorithms,” Automatica, vol. 21, pp. 157— 167, 1985.
12. S. H. Ardalan, “Floating-point error analysis of recursive least squares and least mean squares adaptive filters,” IEEE Trans. Circuits Syst., vol. CAS-33, no. 12, pp. 1192–1208, Dec. 1986.
13. M. Akamine and T. Higuchi, “State-space approach to synthesis of minimum quantization error digital filter using floating-point arithmetic,” in Proc. ISCAS, vol. 3, 1984, pp. 1002–1005.
14. M. Akamine and T. Higuchi, “Synthesis of minimum quantization error digital filters using floating-point arithmetic,” Electron. Commun. Japan, vol. 66-A, no. 10, 1983.
15. B. D. Van Veen and R. Baraniuk, “Matrix based computation of floating point roundoff noise,” IEEE Trans. Acoust., Speech, Signal Processing, vol. 37, no. 15, pp. 1995–1998, Dec. 1989.
16. B. D. Rao, “Roundoff noise in floating point state space digital filters,” in Proc. Int. Symp. Circuits Syst., May 1989.
17. B. D. Rao, “Floating point arithmetic and state space digital filters,” presented at the Twenty-Third Asilomar Conf. Circuits, Syst., Computing, Oct. 30-Nov. 1, 1989.
18. C. T. Mullis and R. A. Roberts, “Roundoff noise in digital filters: Frequency transformations and invariants,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-24, pp. 538–550, Dec. 1976.
19. L. Thiele, “On the sensitivity of linear state space systems,” IEEE Trans. Circuits Syst., pp. 502–510, May 1986.
20. L. B. Jackson, “Roundoff noise bounds derived from coefficient sensitivities for digital filters,” IEEE Trans. Circuits Syst., pp. 481–-485 Aug. 1976.
21. M. Kawamata and T. Higuchi, “A unified approach to the optimal synthesis of fixed-point state-space digital filters,” IEEE Trans. Acoust., Speech, Signal Processing, pp. 911–920, Aug. 1985.
22. D. V. Bhaskar Rao, “Analysis of coefficient quantization errors in fixed point digital filters,” IEEE Trans. Acoust., Speech, Signal Processing, pp. 131–139, Feb. 1986.
23. B. C. Moore, “Principal component analysis in linear systems: Controllability, observability, and model reduction,” IEEE Trans. Automat. Contr., vol. AC-26, pp. 17–32, 1981.
24. S. Y. Kung, “A new identification and model reduction algorithm via the singular value decomposition,” in Proc. 12th Asilomar Conf. Circuits, Syst., Comput. (Pacific Grove, CA), Nov. 1978, pp. 705–709.
25. L. Pemebo and L. M. Silverman, “Model reduction via balanced state space representation,” IEEE Trans. Automat. Contr., vol. AC-27, pp. 382–387, Apr. 1982.
26. B. Zeng and Y. Neuvo, “Roundoff noise properties of lattice filters employing floating-point arithmetic,” presented at the Euro. Conf. Circuit Theory Design, Sept. 1989.
27. B. Zeng and Y. Neuvo, “Analysis of floating point roundoff errors using dummy multiplier coefficient sensitivities,” IEEE Trans. Circuits Syst., submitted for publication.