-
1
-
-
0011808050
-
A programmed algorithm for assigning internal codes to sequential machines
-
Aug.
-
D. B. Armstrong, “A programmed algorithm for assigning internal codes to sequential machines,” IRE Trans. Electron. Comput., vol. EC-11, pp. 466-472, Aug. 1962.
-
(1962)
IRE Trans. Electron. Comput.
, vol.EC-11
, pp. 466-472
-
-
Armstrong, D.B.1
-
2
-
-
33747834679
-
MIS: A multiple-level logic optimization system
-
Nov.
-
R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, “MIS: A multiple-level logic optimization system,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062-1081, Nov. 1987.
-
(1987)
IEEE Trans. Computer-Aided Design
, vol.CAD-6
, pp. 1062-1081
-
-
Brayton, R.1
Rudell, R.2
Sangiovanni-Vincentelli, A.3
Wang, A.4
-
3
-
-
0024168714
-
MUSTANG: State assignment of finite state machines targeting multi-level logic implementations
-
Dec.
-
S. Devadas, H-K. T. Ma, A. R. Newton, and A. Sangiovanni-Vincentelli, “MUSTANG: State assignment of finite state machines targeting multi-level logic implementations,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 1290-1300, Dec. 1988.
-
(1988)
IEEE Trans. Computer-Aided Design
, vol.7
, pp. 1290-1300
-
-
Devadas, S.1
Ma, H-K.T.2
Newton, A.R.3
Sangiovanni-Vincentelli, A.4
-
4
-
-
0024767783
-
Decomposition and factorization of sequential finite state machines
-
Nov.
-
S. Devadas and A. R. Newton, “Decomposition and factorization of sequential finite state machines,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 1206-1217, Nov. 1989.
-
(1989)
IEEE Trans. Computer-Aided Design
, vol.8
, pp. 1206-1217
-
-
Devadas, S.1
Newton, A.R.2
-
6
-
-
0003881270
-
Algebraic Structure Theory of Sequential Machines
-
Englewood Cliffs, NJ: Prentice-Hall
-
J. Hartmanis and R. E. Stearns, Algebraic Structure Theory of Sequential Machines. Englewood Cliffs, NJ: Prentice-Hall, 1966.
-
-
-
Hartmanis, J.1
Stearns, R.E.2
-
7
-
-
0003806381
-
Finite State Models for Logical Machines, in
-
New York: Wiley
-
F. C. Hennie, Finite State Models for Logical Machines, in New York: Wiley, 1968.
-
-
-
Hennie, F.C.1
-
8
-
-
0015490732
-
The simplification of sequential machines with input restrictions
-
Dec.
-
J. Kim and M. M. Newborn, “The simplification of sequential machines with input restrictions,” IEEE Trans. Comput., vol. C-20, pp. 1440-1443, Dec. 1972.
-
(1972)
IEEE Trans. Comput.
, vol.C-20
, pp. 1440-1443
-
-
Kim, J.1
Newborn, M.M.2
-
10
-
-
0022791754
-
Symbolic design of combinational and sequential logic circuits implemented by two-level macros
-
Sept.
-
G. De Micheli, “Symbolic design of combinational and sequential logic circuits implemented by two-level macros,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 597-616, Sept. 1986.
-
(1986)
IEEE Trans. Computer-Aided Design
, vol.CAD-5
, pp. 597-616
-
-
De Micheli, G.1
-
11
-
-
84893561614
-
Optimal state assignment of finite state machines
-
July
-
G. De Micheli, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Optimal state assignment of finite state machines,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 269-285, July 1985.
-
(1985)
IEEE Trans. Computer-Aided Design
, vol.CAD-4
, pp. 269-285
-
-
De Micheli, G.1
Brayton, R.K.2
Sangiovanni-Vincentelli, A.3
-
12
-
-
0004802505
-
Minimizing the number of states in incompletely specified sequential circuits
-
Sept.
-
M. C. Paull and S. H. Unger, “Minimizing the number of states in incompletely specified sequential circuits,” IRE Trans. Electron. Comput., vol. EC-8, pp. 356-357, Sept. 1959.
-
(1959)
IRE Trans. Electron. Comput.
, vol.EC-8
, pp. 356-357
-
-
Paull, M.C.1
Unger, S.H.2
-
13
-
-
0004114514
-
Asynchronous Sequential Switching Theory
-
New York: Wiley
-
S. H. Unger, Asynchronous Sequential Switching Theory. New York: Wiley, 1969.
-
-
-
Unger, S.H.1
-
14
-
-
84863130804
-
The cascade decomposition of sequential machines
-
Apr.
-
M. Yoeli, “The cascade decomposition of sequential machines,” IRE Trans. Electron. Comput., vol. EC-10, pp. 587-592, Apr. 1961.
-
(1961)
IRE Trans. Electron. Comput.
, vol.EC-10
, pp. 587-592
-
-
Yoeli, M.1
-
15
-
-
84863159215
-
Loop-free synthesis of finite-state machines
-
Sept.
-
H. P. Zeiger, “Loop-free synthesis of finite-state machines,” Ph.D. thesis, Department of Electrical Engineering, Massachusetts Institute of Technology, Cambridge, MA, Sept. 1964.
-
(1964)
Ph.D. thesis, Department of Electrical Engineering, Massachusetts Institute of Technology
-
-
Zeiger, H.P.1
|