SEU hardened memory cells for a CCSDS reed solomon encoder

IEEE Transactions on Nuclear Science

Volumn 38, Issue 6, 1991, Pages 1471-1477

  Whitaker, Sterling ^a   Canaris, John ^a   Liu, Kathy ^a  

^a UNIVERSITY OF IDAHO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES, SYMBOLIC--ENCODING; DATA STORAGE, DIGITAL--RANDOM ACCESS; SPACE STATIONS;

REED-SOLOMON ENCODERS; SINGLE EVENT UPSETS;

INTEGRATED CIRCUITS, CMOS;

EID: 0026373079     PISSN: 00189499     EISSN: 15581578     Source Type: Journal    
DOI: 10.1109/23.124134     Document Type: Article

References (21)

1. T. Ma and P. Dressendorfer, Ionizing Radiation Effects in MOS Devices & Circuits, New York, NY, John Wiley & Sons, 1989, Chap. 9.
2. D. Binder, E. Smith and A. Holman, “Satellite Anomalies from Galactic Cosmic Ray”, IEEE Transactions on Nuclear Science, Vol. NS-22, No. 6, Dec. 1975, pp. 2675–2680.
3. J. Pickel and J. Blanford, “Cosmic Ray Induced Errors in MOS Memory Cells”, IEEE Transactions on Nuclear Science, Vol. NS-25, No. 6, Dec. 1978, pp. 1166–1171.
4. W. Kolasinski, J. Blake, J. Anthony, W. Price and E. Smith, “Simulation of Cosmic Ray Induced Soft Errors and Latchup in Integrated Circuit Computer Memories”, IEEE Transactions on Nuclear Science, Vol. NS-26, No. 6, Dec. 1979, pp. 5087–5091.
5. J. Pickel and J. Blanford, “CMOS RAM Cosmic Ray Induced Error Rate Analysis”, IEEE Transactions on Nuclear Science, Vol. NS-28, No. 6, Dec. 1981, pp. 3962–3967.
6. E. Petersen, P. Shapiro, J. Adams and E. Burk, “Calculation of Cosmic Ray Induced Soft Upsets and Scaling in VLSI Devices”, IEEE Transactions on Nuclear Science, Vol. NS-29, No. 6, Dec. 1982, pp. 2055–2063.
7. J. Pickel, “Effect of CMOS Miniaturization on Cosmic Ray Induced Error Rate”, IEEE Transactions on Nuclear Science, Vol. NS-29, No. 6, Dec. 1982, pp. 2049–2054.
8. S. Diehl, A. Ochoa, P. Dressendorfer, R. Koga and W. Kolasinski, “Error Analysis and Prevention of Cosmic Ion Induced Soft Errors in Static CMOS RAMs”, IEEE Transactions on Nuclear Science, Vol. NS-29, No. 6, Dec. 1982, pp. 2032–2039.
9. J. Abraham, E. Davidson and J. Patel, “Memory System Design for Tolerating Single Event Upsets”, IEEE Transactions on Nuclear Science, Vol. NS-30, No. 6, Dec. 1983, pp. 4339–4344.
10. S. Cunningham, “Cosmic rays, Single Event Upsets and Things that Go Bump in the Night”, Advances in Astronautical Sciences, Vol. 57, 1984.
11. J. Browning, R. Koga and W. Kolasinski, “Single Event Upset Rate Estimates for a 16K CMOS SRAM”, IEEE Transactions on Nuclear Science, Vol. NS-32, No. 6, Dec. 1985, pp. 4133–4139.
12. S. Cunningham, “Living with Things that Go Bump in the Night”, Advances in Astronautical Sciences, Vol. 56, 1985.
13. S. Kang and D. Chu, “CMOS Circuit Design for Prevention of Single Event Upset”, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1986.
14. R. Johnson and S. Diehl, “An Improved Single Event Upset Resistive Hardening Technique for CMOS Static RAMs”, IEEE Transactions on Nuclear Science, Vol. NS-33, No. 6, Dec. 1986, pp. 1727–1733.
15. A. Ochoa, C. Axness H. Weaver amd J. Fu, “A Proposed New Structure for SEU Immunity in SRAM Employing Drain Resistance”, IEEE Electron Device Letters Vol. EDL-8, No. 11, Nov. 1987, pp. 537–539.
16. H. Weaver, C. Axness J. McBrayer, J. Fu, A. Ochoa and R. Koga, “An SEU Tolerant Memory Cell Derived from Fundamental Studies of SEU Mechanism in SRAM”, IEEE Transactions on Nuclear Science, Vol. NS-34, No. 6, Dec. 1987, pp. 1281–1286.
17. J. Rollins and J. Choma, “Single Event Upset in SOS Integrated Circuits”, IEEE Transactions on Nuclear Science, Vol. NS-34, No. 6, Dec. 1987, pp. 1713–1717.
18. L. Rockett “An SEU Hardened CMOS Data Latch Design”, IEEE Transactions on Nuclear Science, vol. 35, no. 6, pp. 1682–1687, Dec., 1988.
19. H.F. Reefs and A.R. Best, “Concatenated Coding on a Spacecraft-to-ground Telemetry Channel Performance”, Proceedings of ICC-81, 1981.
20. S. Whitaker and K. Liu, “A High Speed CCSDS Encoder for Space Applications”, 2nd NASA Symposium on VLSI Design, Moscow, ID, pp. 1.3.1–1.3.9, Nov., 1990.
21. H. Veendrick “The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate”, IEEE Journal of Solid State Circuits, vol. SC-15, no. 2, pp. 169–176, Apr., 1980.