A Nonlinear CMOS Analog Cell for VLSI Signal and Information Processing

IEEE Journal of Solid-State Circuits

Volumn 26, Issue 11, 1991, Pages 1689-1699

  Khachab, Nabil I ^a   Ismail, Mohammed ^a  

^a OHIO STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, VLSI--APPLICATIONS; SIGNAL PROCESSING--APPLICATIONS;

ANALOG VLSI SYSTEMS1;

COMPUTERS, ANALOG;

EID: 0026260438     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.98991     Document Type: Article

References (26)

1. C. Mead and M. Ismail, Analog VLSI Implementation of Neural Systems. Boston: Kluwer Academic, 1989.
2. D. H. Sheingold, Ed., Nonlinear Circuits Handbook. Nonvood, MA: Analog Devices, 1974
3. P. E. Allen and E. Sanchez-Siencio, Switched-Capacitor Circuits. New York: Van Nostrand Reinhold, 1984.
4. M. Yasumoto and T. Enomoto, “Integrated MOS four-quadrant analog multiplier using switched capacitor technology for analog signal processing IC’s,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 852–859, Aug. 1985.
5. J. Babanezhad and G. C. Temes, “A 20-V four-quadrant CMOS analog multiplier,” IEEE J. Solid State Circuits, vol. SC-20, pp. 1158–1168, 1985.
6. M. Ismail, “CAD-compatible analog system design: A new design concept,” in Introduction to Analog VLSI Design Automation, M. Ismail and J. Franca, Eds. Boston: Kluwer Academic, 1990, ch. 7.
7. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE Trans. Circuits Syst., vol. CAS-33, no. 7, pp. 125–140, Feb. 1986.
8. M. Ismail, “Four-transistor continuous-time MOS transconductor,” Electron. Lett., vol. 23, pp. 1099–1100, Sept. 24, 1987.
9. M. Ismail, S. V. Smith, and R. G. Beale, “A new MOSFET-C universal filter structure for VLSI,” IEEE J. Solid-State Circuits, vol. 23, pp. 183–194, 1988.
10. N. I. Khachab and M. Ismail, “MOS multiplier/divider cell for analogue VLSI,” Electron. Lett., vol. 25, pp. 1550–1551, Nov. 9, 1989.
11. N. I. Khachab, “Analog CMOS nonlinear cells and their applications in VLSI signal and information processing,” Ph.D. dissertation, Ohio State Univ., Columbus, 1990.
12. B. S. Song, “CMOS RF circuits for data communications applications,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 310–317, 1986.
13. N. I. Khachab and M. Ismail, “Novel continuous-time all MOS four-quadrant multipliers,” in Proc. IEEE Int. Symp. Circuits Syst., May 1987, pp. 762–765.
14. F. M. Salam, N. I. Khachab, M. Ismail, and Y. Wang, “An analog MOS implementation of the synaptic weights for feedback neural nets,” in Proc. IEEE Int. Symp. Circuits Syst., May 1989, pp. 1223–1226.
15. D. W. Tank and J. J. Hopfield, “Simple neural optimization networks: An A/D converter, a signal decision circuit and a linear programming circuit,” IEEE Trans. Circuits Syst., vol. CAS-33, no. 5, pp. 533–541, May 1986.
16. S. Bibyk and M. Ismail, “Issues in analog VLSI and MOS techniques for neural computing,” in Analog VLSI Implementation of Neural Systems, C. Mead and M. Ismail, Eds. Boston: Kluwer Academic, 1989, ch. 5.
17. F. J. Kub, I. A. Mack, and K. K. Moon, “Programmable vector-matrix multiplier for artificial neural networks,” in Proc. VLSI Circuits Symp., May 1989, pp. 97–98.
18. P. W. Hollis and J. J. Paulos, “Artificial neural networks using MOS analog multipliers,” IEEE J. Solid-State Circuits, vol. 25, pp. 849–855, June 1990.
19. M. J. S. Smith and C. L. Portian, “Practical design and analysis of a simple “neural” optimization circuit,” IEEE Trans. Circuits Syst., vol. 36, no. 1, pp. 42–50, Jan. 1989.
20. J. S. Denker, “Neural network refinements and extensions,” in AIP Proc. Conf. Neural Network for Computing, vol. 151, 1986, pp. 121–128.
21. B. W. Lee, H. Yang, and B. J. Sheu, “Analog floating-gate synapses for general purpose VLSI neural computations,” to be published.
22. T. H. Borgstrom, M. Ismail, and S. B. Bibyk, “Programmable current-mode neural network for implementation in analogue MOS VLSI,” Proc. Inst. Elec. Eng., vol. 137, pt. G. no. 4, pp. 175–184, Apr. 1990.
23. J. P. Sage, K. Thompson, and R. S. Withers, “An artificial neural network integrated circuit based on MNOS/CCD,” in AIP Proc. Conf. Neural Network for Computing, vol. 151, 1986, pp. 381–385.
24. P. Mueller et al., “Design and fabrication of VLSI components for a general purpose analog neural computer,” in Analog VLSI Implementation of Neural Systems, C. Mead and M. Ismail, Eds. Boston: Kluwer Academic, 1989, ch. 6.
25. S. Sakurai, Z. R. Zarabadi, and M. Ismail, “A folded-cascode CMOS operational amplifier with slew rate enhancement circuit,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 3205–3208.
26. H. Huang and P. Siy, “High-speed division unit using asymmetric neural network architecture,” Electron. Lett., vol. 25, no. 5, pp. 344–345, Mar. 2, 1989.