A 1.5 Gb/s 8 × 8 Cross-Connect Switch Using a Time Reservation Algorithm

IEEE Journal on Selected Areas in Communications

Volumn 9, Issue 8, 1991, Pages 1308-1317

  Matsunaga, Haruhiko ^a   Uematsu, Hitoshi ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SYSTEMS, DIGITAL - PIPELINE PROCESSING; PROBABILITY - RANDOM PROCESSES;

CONTENTION RESOLUTION MODULE; CROSS-CONNECT SWITCH; SPACE-DIVISION SWITCHING MODULE; TIME RESERVATION ALGORITHM; TIME SCHEDULING; VIRTUAL PATH;

SWITCHING SYSTEMS;

EID: 0026243530     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.105177     Document Type: Article

References (10)

1. I. Tokizawa, T. Kanada, and K. Sato, “A new transport network architecture based on asynchronous transfer mode techniques,” in Proc. ISSLS’88, Sept. 11-16, 1988, pp. 11.2.1-11.2.5.
2. K. Sato, S. Ohta, and I. Tokizawa, “Broad-band ATM network architecture based on virtual paths,” IEEE Trans. Commun., vol. 38, no. 8, pp. 1212-1222, Aug. 1990.
3. H. Obara, M. Sasagawa, and I. Tokizawa, “An ATM cross-connect system for broadband transport networks based on virtual path concept,” in Proc. IEEE ICC’90, Apr. 16-19, 1990, pp. 318.5.1-318.5.5.
4. K. A. Lutz, “Considerations on ATM switching techniques,” in Int. J. Digit. Analog Cabled Syst., vol. 1, no. 4, pp. 237-243, 1988.
5. J. P. Coudreuse and M. Servel, “Prelude: An asynchronous time-division switched network,” in Proc. IEEE ICC’87, 1987, pp. 22.2.1-22.2.5.
6. Y. S. Yeh. M. G. Hluchyj, and A. S. Acampora. “The knockout switch: A simple, modular architecture for high-performance packet switching,” IEEE J. Select. Areas Commun., vol. 5, no. 8, pp. 1274-1283, Oct. 1987.
7. J. Y. Hui and E. Arthurs, “A broadband packet switch for integrated transport.” IEEE J. Select. Areas Commun., vol. 5, no. 8, pp. 1264-1273, Oct. 1987.
8. H. Uematsu, H. Matsunaga, and H. Obara, “A cell based cross-connect switch for ATM broadband networks,” in Proc. SICON’89 , May 1989, pp. 371-376.
9. T. Sakai, S. Konaka, Y. Kobayashi, M. Suzuki, and Y. Kawai, “Gigabit logic bipolar technology: Advanced super self-aligned process technology,” Electron. Lett., vol. 19, no. 8, pp. 283-284, 1983.
10. K. E. Batcher, “Sorting networks and their applications,” in Proc. AFIPS Spring Joint Comput. Conf., 1968, pp. 307-314.