Efficient 3-D Simulation of Complex Structures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 9, 1991, Pages 1141-1149

  Ciampolini, Paolo ^a   Pierantoni, Anna ^a   Baccarani, Giorgio ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE, DIGITAL - PROM; DATA STORAGE, SEMICONDUCTOR - STORAGE DEVICES; MATHEMATICAL TECHNIQUES - ITERATIVE METHODS; SEMICONDUCTOR DEVICES, MOSFET;

DUAL EPROM STRUCTURE; ELECTRON CONTINUITY EQUATIONS; GUMMEL ITERATION; POISSON EQUATION;

SEMICONDUCTOR DEVICES;

EID: 0026222853     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.85760     Document Type: Article

References (16)

1. G. Baccarani, R. Guerrieri P. Ciampoiini. and M. Rudan, “HFIELDS: A highly-flexible 2-D semiconductor-device analysis program,” in Proc. NASECODE IV Conf., 1985, pp. 3–12.
2. G. Hciser, C. Pommerell. J. Weis, M. Armaratone. W. Fichtner, R. Bank, W. M. Coughran. and R. Smith. “A comparison of algorithms for large-scale device simulation,” in NUPAD III Dig. Tech. Papers, 1990.
3. E. M. Buturla. P. E. Cottrell. B. M. Grossman, K. A. Salsburg, M. B. Lawler, and C. T. McMullen, “Finite-element analysis of semiconductor devices: The FIELD AY program,” IBM J. Res. Develop., vol. 25, no. 4, pp. 218–231, 1981.
4. J. Chern. J. T. Maeda, L. A. Arledge, and P. Yang, “SIERRA: A 3-D device simulator for reliability modeling,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 516 -527, 1989.
5. R. S. Varga, Matrix Iterative Analysis. Enelewood Cliffs, NJ: Prentice Hall, 1962.
6. P. Conti, N. Hitschield, and W. Fichtner, “Ω—An octree-based mixed element grid allocator for adaptive 3D device simulation,“ in NUPAD III Dig. Tech. Papers, 1990.
7. M. Rudan, R. Guerrieri, P. Ciampolini, and G. Baccarani, “Discretization strategies and software implementation for a general-purpose 2D-device simulator,” in New Problems and New Solutions for Device and Process Modelling, J. J. H. Miller, ed. Dublin. Ireland: Boole, 1985, pp. 110-121.
8. P. Ciampolini, A. Forghieri, A. Pierantorti, A. Gnudi, M. Rudan, and G. Baccarani, “Adaptive refinement preserving the quality of the initial grid,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 490–500. 1989.
9. D. L. Seharfetter and H. K. Gurinnel: “Large-signal analysis of a silicon read diode oscillator,” IEEE Trans, Electron Devices, vol. ED-16, pp. 64–77, 1969.
10. H. K. Gummel, “A self-consistent iterative scheme for one-dimensional steady state transistor calculations,” IEEE Trans. Electron Devices., vol. ED-11, 1964.
11. D. G. Anderson, “Iterative procedure for nonlinear integral equations,” ACM J., vol. 12, no. 4, pp. 547 -560, 1965.
12. R. Guemcn, M. Rudan, P. Ciampolini, and Ci. Baccarani, “Vecrorial convergence-acceleration techniques in semiconductor-device analysis,” in Proc. NASECODE IV Conf., 1985, pp. 293–298.
13. S. J. Polak, W. H. A. Schilders, C. den Heijer, A. J. H. Wachters, and H. M. Vaes, “Automatic problemsize reduction for on-state semiconductor problems,” IEEE Trans. Electron Devices, vol. ED-30, pp. 1050–1056, 1983.
14. D. S. Kershaw, “The incomplete Cholesky conjugate gradient method for the iterative solution of systems of linear equations,” J. Computational Phys., no. 26, 1978.
15. P. Sonneveld, “CGS, A fast Lanczos-type solver for nonsymmetric linear systems,” SIAM J. Sci. Stat. Comput., vol. 10, no. 1, pp. 36–52, 1989.
16. T. D. Linton, Jr. and P. A. Blakey, “A fast, general three-dimensional device simulator and its application in a submicrometer EPROM design study,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 508-515 1989.