A STRIDE Towards Practical 3-D Device Simulation—Numerical and Visualization Considerations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 9, 1991, Pages 1132-1140

  Wu, Ke Chih ^a   Chin, Goodwin R ^a   Dutton, Robert W ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS; COMPUTER SYSTEMS, DIGITAL - MULTIPROCESSING; MATHEMATICAL TECHNIQUES - ITERATIVE METHODS; MATHEMATICAL TECHNIQUES - PERTURBATION TECHNIQUES;

CURRENT CONTINUITY EQUATIONS; LATCHUP ANALYSIS; NONLINEAR ITERATIONS; POISSON EQUATION; SOFTWARE PACKAGE STRIDE; VECTOR PROCESSING;

INTEGRATED CIRCUITS;

EID: 0026222062     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.85759     Document Type: Article

References (22)

1. T. Toyable, H. Masuda, Y. Aoki, H. Shukuri, and T. Hagiwara, “Three-dimensional device simulator CADDETH with highly convergent matrix solution algorithms,” IEEE Trans. Electron Devices, vol. ED-32, pp. 2038–2043, Oct. 1985.
2. M. Thumer and S. Selberherr, “The extension of MINIMOS to a 3D simulation program,” in Proc. NASCODE V, Dublin, 1987, pp. 327–332.
3. J. Burgler, P. Conti, G. Heiser, S. Paschedag, and W. Fichtner, “Three-dimensional simulation of complex semiconductor structures,” in Proc. Int. Symp. on VLSI Processes, Device and Systems, Taiwan, 1989.
4. J.-H. Chem, J. T. Maeda, L. A. Arledge. Jr., and P. Yang, “SIERRA: A 3-D device simulator for reliability modeling,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 516–527, May 1989.
5. K.-C. Wu, R. F. Lucas, Z.-Y. Wang, and R. W. Dutton, “New approaches in a 3-D one-carrier device solver,” IEEE Trans. Computer-Aided Design, vol. 8. pp. 528–537, May 1989.
6. J. W. Slotboom, “The p-n product in silicon,” Solid-State Electron., vol. 20, pp. 279–283, 1977.
7. D. M. Caughey and R. E. Thomas, “Carrier mobilities in silicon empirically related to doping and field,” Proc. IEEE, vol. 55, pp. 2192–2193, 1967.
8. R. F. Lucas, private communication, Stanford Univ., Stanford, CA, 1988.
9. P. Conti, N. Hitchfeld, and W. Fichtner, “OMEGA—An octree-based mixed element grid allocator for adaptive 3D device simulation,” in Tech. Dig. —Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits: NUPAD III, Honolulu, Hawaii, June 1990.
10. D. Scharfetter and H. K. Gummel, “Large-signal analysis of a silicon Read diode oscillator,” IEEE Trans. Electron Devices, vol. ED-16, pp. 64–77, 1969.
11. J. A. Meijerink and H. A. van der Vorst, “An iterative solution method for linear systems of which the coefficient matrix is a symmetric M-matrix,” Math. Computation, vol. 31, no. 137, pp. 148-162, Jan. 1977.
12. C. den Heijer, “Preconditioned iterative methods for nonsymmetric linear systems,” in Proc. Int. Conf. on Simulation of Semiconductor Devices and Processes, June 1984.
13. R. F. Lucas, K. Wu, and R. W. Dutton, “A parallel 3-D Poisson solver on a hypercube multiprocessor,” in Proc. IEEE Int. Conf. on Computer-Aided Design, 1987, pp. 442–445.
14. R. F. Lucas, “Solving planar systems of equations on distributed-memory multiprocessors,” Ph.D. dissertation, Stanford Univ., Dec. 1987.
15. F. Shakib, “Finite element analysis of the compressible Euler and Navier-Stokes equations,” Ph.D. dissertation, Stanford Univ., Nov. 1988.
16. C. T. Kirk, Jr., “A theory of transistor cutoff frequency falloff at high current densities,” IRE Trans. Electron Devices, pp. 164–174, Mar. 1962.
17. R. E. Bank and D. J. Rose, “Global approximate Newton methods,” Numer. Math., vol. 37, pp. 279–295, 1981.
18. W. Scheckler, A. S. Wong, R. H. Wang, G. Chin, J. R. Camagna, K. H. Toh, K. H. Tadros, R. A. Ferguson, A. R. Neureuther, and R. W. Dutton, “A utility-based integrated process simulation system,” in 1990 Symp. on VLSI Technology—Dig. Tech. Papers, June 1990, pp. 97–98.
19. “NCSA Xlmage for the X window system, version 1.0,” National Center for Supercomputing Applications, Nov. 1989.
20. R. Menozzi, L. Selmi, E. Sangiorgi, G. Crisenza, T. Canioni, and B. Ricco, “Layout dependence of CMOS latchup,” IEEE Trans. Electron Devices, vol. 35, pp. 1892–1901, Nov. 1988.
21. M. R. Pinto and R. W. Dutton, “Accurate trigger condition analysis for CMOS latchup,” IEEE Trans. Electron Device Letters, vol. EDL-6, pp. 100–102, Feb. 1985.
22. D. B. Estreich, “The physics and modeling of latch-up and CMOS integrated circuits,” Tech. Rep., G201-9, Stanford Electron. Labs, Stanford, CA, Nov. 1980.