FIRGEN: A Computer-Aided Design System for High Performance FIR Filter Integrated Circuits

IEEE Transactions on Signal Processing

Volumn 39, Issue 7, 1991, Pages 1655-1668

  Jain, Rajeev ^a   Yang, Paul T ^a   Yoshino, Toshiaki ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC FILTERS, DIGITAL - COMPUTER AIDED DESIGN; INTEGRATED CIRCUITS, MONOLITHIC - COMPUTER AIDED DESIGN;

AUTOMATIC ARCHITECTURE GENERATION; CAD SYSTEMS; FIR FILTER IC; FLOORPLAN GENERATION; SILICON COMPILERS;

INTEGRATED CIRCUITS, CMOS;

EID: 0026185636     PISSN: 1053587X     EISSN: 19410476     Source Type: Journal    
DOI: 10.1109/78.134402     Document Type: Article

References (36)

1. G. Privat and L. Pris, “Design of digital filters for video circuits,” IEEE J. Solid-State Circuits, vol. 21, pp. 441–445, June 1986.
2. H. Samueli and B. Wong, “A VLSI architecture for a high-speed all-digital quadrature modulator and demodulator for digital radio applications,” IEEE J. Selected Areas Commun., Oct. 1990.
3. R. Hartley, P. Corbett, P. Jacob, and S. Karr, “A high speed FIR filter designed by compiler,” in Proc. Custom Integrated Circuits Conf., 1989, pp. 20.2.1-20.2.4.
4. P. Reutz, “The architectures and design of a 20-MHz real-time DSP chip set,” IEEE J. Solid-State Circuits, vol. 24, pp. 338–348, Apr. 1989.
5. M. Isnardi, T. Smith, and B. Roeder, “Decoding issues in the ACTV system,” Trans. Consumer Electron., vol. 34, pp. 111–120, Feb. 1988.
6. W. Ulbrich and T. Noll, “Design of dedicated MOS digital filters for high-speed applications,” in Proc. IEEE Int. Symp. Circuits Syst., 1985, 225–228.
7. T. Lin and H. Samueli, “A CMOS bit-level pipelined implementation of an 11-tap FIR x /sin (x) predistortion digital filter,” in Proc. IEEE Int. Symp. Circuits Syst., May 1989, pp. 351–354.
8. M. Hatamian and G. Cash, “Parallel bit-level pipelined VLSI designs for high-speed signal processing,” in Proc. IEEE, vol. 75, pp. 1192–1202, Sept. 1987.
9. T. Noll and S. Meier, “A 40-MHz programmable semisystolic transversal filter,” in ISSCC Dig. Tech. Pap., 1986, pp. 180–181.
10. C. Shung, R. Jain, K. Rimey, E. Wang, M. Srivastava, S. Azim, B. Richards, P. Hilfinger, J. Rabaey, and R. Brodersen, “An integrated CAD system for algorithm-specific IC design,” IEEE Trans. Computer-Aided Design, May 1991.
11. Tangate System User Guide, Cadence Design Systems Corp., San Jose, CA, Release 1.3 ed., May 1989.
12. T. Yoshino, P. Yang, H. Davis, R. Jain, and A. Shah, “A 100-MHz 64-tap FIR digital filter in 0.8-μ m BiCMOS gate array,” in ISSCC Tech. Pap., Feb. 1990, pp. 114–115.
13. R. Jain, P. Yang, B. Chung, C. Chien, L. Tan, and T. Yoshino, “FIRGEN: A CAD system for automatic generation of high performance FIR filters,” in Proc. Custom Integrated Circuits Conf., 1990.
14. P. Denyer, A. Murray, and D. Renshaw, “FIRST: Prospect and retrospect,” in VLSI Signal Processing, P. Cappello, Ed. New York: IEEE Press, 1984, pp. 252–263.
15. F. Yassa, J. Jasica, R. Hartley, and S. Noujaim, “A silicon compiler for digital signal processing: Methodology, implementation, and applications,” Proc. IEEE, vol. 75, pp. 1272–1282, Sept. 1987.
16. R. Jain, F. Catthoor, J. Vanhoof, D. Loore, G. Goossens, L. Claesen, J. Ginderdeuren, J. Vandewalle, and H. DeMan, “Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design system,” IEEE J. Solid-State Circuits, vol. 21, pp. 73–85, Feb. 1986.
17. J. Ginderdeuren, H. DeMan, A. Delaruelle, and H. Wyngaert, “A digital audio filter using semiautomated design,” in ISSCC Dig. Tech. Pap., 1986, pp. 88–89.
18. J. Rabaey, S. Pope, and R. Brodersen, “An integrated automated layout generation system for DSP circuits,” IEEE Trans. Computer-Aided Design, vol. 4, pp. 285–296, July 1985.
19. P. Ruetz, S. Pope, and R. Brodersen, “Computer generation of digital filter banks,” IEEE Trans. Computer-Aided Design, vol. 5, pp. 256–265, Apr. 1986.
20. R. Jain, P. Ruetz, and R. Brodersen, “Architectural strategies for digital signal processing circuits,” in VLSI Signal Processing II, S. Kung, R. Owen, and J. Nash, Eds. New York: IEEE Press, 1987, pp. 361–372.
21. P. Cappello and C. Wu, “Computer-aided design of VLSI FIR filters,” Proc. IEEE, vol. 75, pp. 1260–1271, Sept. 1987.
22. M. Hatamian and G. Cash, “A 70-MHz 8-bit × 8-bit parallel multiplier in 2.5- μ m CMOS,” IEEE J. Solid-State Circuits, vol. 21, pp. 505–513, Aug. 1986.
23. T. Parks, J. McClellan, and L. Rabiner, “Optimal equiripple FIR program,” in Programs for Digital Signal Processing. New York: IEEE Press, 1987, pp. 1192–1202.
24. L. Rabiner, “WINDOW—FIR filter design program,” in Programs for Digital Signal Processing. New York: IEEE Press, 1985, pp. 1192–1202.
25. G. Reitwiesner, “Binary arithmetic,” in Advances in Computers, vol. 1. New York: Academic, 1966, pp. 231–308.
26. H. Samueli, “An improved search algorithm for the optimization of the FIR filter coefficients represented by a canonic signed-digit code,” IEEE Trans. Circuits Syst., vol. 75, pp. 1192–1202, Sept. 1987.
27. P. Moore, “The general structure of OCT,” in Oct Tools Distribution 3.0, R. Spickelmier, Ed. Electronics Research Laboratory, University of California, Berkeley, 1989.
28. S. Lee, “Automatic floorplanning techniques for macrocell-based layouts,” master’s thesis, Univ. California, Berkeley, 1989.
29. M. Srivastava, “Automatic generation of CMOS datapaths in the LAGER framework,” master’s thesis, Univ. California, Berkeley, May 1987.
30. P. Yang, T. Yoshino, R. Jain, and W. Gass, “A functional silicon compiler for high-speed FIR digital filter,” in Proc. ICASSP, 1990.
31. C. Leiserson and J. Saxe, “Optimizing synchronous systems,” J. VLSI Comput. Syst., vol. 1, pp. 41–67, 1983.
32. L. Glasser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985, pp. 403–408.
33. A. Oppenheim and R. Schafer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975, 153–155.
34. P. Yang, “A functional silicon compiler for high-speed FIR digital filter,” master’s thesis, Univ. California, Los Angeles, 1990.
35. H. Samueli, “The design of multiplierless FIR filters for compensating D/A converter frequency response,” IEEE Trans. Circuits Syst., vol. 35, pp. 1064–1066, Aug. 1988.
36. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1985, pp. 145–149.