MOSFET Substrate Current Model for Circuit Simulation

IEEE Transactions on Electron Devices

Volumn 38, Issue 6, 1991, Pages 1392-1398

  Arora, Narain D ^a   Sharma, Mahesh S ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC INVERTERS; ELECTRONIC CIRCUITS - SIMULATION;

HOT ELECTRONS; LDD DEVICES;

SEMICONDUCTOR DEVICES, MOSFET;

EID: 0026173513     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.81631     Document Type: Article

References (31)

1. E. Takeda and N. Suzuki, “An empirical model for device degradation due to hot-carrier injection,” IEEE Electron Device Lett., vol. EDL-4, pp. 111–113, 1983.
2. C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, “Hot-electron induced MOSFET degradation—Model, monitor, and improvement,” IEEE Trans. Electron Devices, vol. ED-32, pp. 375–385, 1985.
3. W. Weber, C. Werner, and A. Schwerin, “Lifetimes and substrate currents in static and dynamic hot carrier degradation, ’ ’ in IEDM Tech. Dig., 1986, pp. 390–393.
4. C. Hu, “Hot carrier effects,” in Advanced MOS Device Physics, N. G. Einspruch and G. Gildenblat, Eds. (VLSI Electronics, vol. 18). New York: Academic, 1989.
5. T. S. Hobol and L. A. Glasser, “Relic: A reliability simulator for integrated circuits,” in IEEE Proc. Int. Conf. on Computer-Aided Design (Santa Clara, CA), 1986, pp. 517–520.
6. S. Aur, D. E. Hocevar, and P. Yang, “Hotron: A circuit hot electron effect simulator,” in IEEE Proc. Int. Conf. on Computer-Aided Design (Santa Clara, CA), 1987, pp. 256–259.
7. M. M. Kuo, K. Seki, P. M. Lee, J. Y. Choi, P. K. Ko, and C. Hu, “Simulation of MOSFET lifetime under ac hot-electron stress,” IEEE Trans. Electron Devices, vol. 35, pp. 1004–1010, 1988.
8. P. M. Lee, M. M. Kuo, P. K. Ko, and C. Hu, “BERT—A circuit aging simulator,” Memo. UCB/ERL M90/2, Electronics Research Lab., University of California, Berkeley, 1990.
9. T. Sakurai, K. Nogami, M. Kakumu, and T. Iizuka, “Hot-carrier generation in submicrometer VLSI environment,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 187–191, 1986.
10. Y. A. El-Mansy and D. M. Caughey, “Modeling weak avalanche multiplication currents in IGFETS and SOS transistors for CAD,” in IEEE IEDM-75, Dig. Tech. Papers, 1975, pp. 31–34.
11. Y. W. Sing and B. Sudlow, “Modeling and VLSI design constraints of substrate current,” in IEEE IEDM-80, Dig. Tech. Papers, 1980, pp. 732–735.
12. J. Mar, S. S. Li, and S. Y. Yu, “Substrate current modeling for circuit simulation,” IEEE Trans. Computer-Aided Des., vol. CAD-1, pp. 183–186, 1982.
13. F. C. Hsu and K. Y. Chiu, “Temperature dependence of hot-electron-induced degradation in MOSFET’s,” IEEE Electron Device Lett., vol. EDL-5, pp. 148–150, 1984.
14. P. Heremans, G. V. Den Bosch, R. Bellens, G. Groeseneken, and H. E. Maes, “Temperature dependence of the channel hot-carrier degradation of n-channel MOSFET’s,” IEEE Trans. Electron Devices, vol. 37, pp. 980–992, 1990.
15. S. Selberherr, Analysis and Simulation of Semiconductor Devices. Wien, New York: Springer Verlag, 1984.
16. W. Maes, K. De Meyer, and R. Van Overstraeten, “Impact ionization in silicon: A review and update,” Solid-State Electron., vol. 33, no. 6, pp. 705–718, 1990.
17. J. W. Slotboom, G. Streutker, G. J. T. Davids, and P. B. Hartog, “Surface impact ionization in silicon devices,” IEEE IEDM-87, Dig. Tech. Papers, 1987, pp. 494–497.
18. Y. A. El Mansy and A. R. Boothroyd, “A simple two-dimensional model for IGFET operation in the saturation region,” IEEE Trans. Electron Devices, vol. ED-24, pp. 254–262, 1977.
19. P. K. Ko, R. S. Muller, and C. Hu, “A unified model for hot-electron currents in MOSFETs,” in IEEE IEDM-81, Dig. Tech. Papers, 1981, pp. 600–603.
20. P. K. Ko, “Approaches to scaling,” in Advanced MOS Device Physics, N. G. Einspruch and G. Gildenblat, Eds. (VLSI Electronics, vol. 18). New York: Academic, 1989.
21. S. Selberherr, A. Schutz, and H. W. Potzl, “MINIMOS—A twodimensional MOS transistor analyzer,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1540–1550, 1980.
22. A. Erdelyi, Asymptotic Expansions. New York: Dover, 1956.
23. W. N. Grant, “Electron and hole ionization rates in epitaxial silicon at high electric fields,” Solid-State Electron., vol. 16, pp. 1189–1203, 1973.
24. Y. Okuto and C. R. Crowell, “Threshold energy effect on avalanche breakdown voltage in semiconductor junctions,” Solid-State Electron., vol. 18, pp. 161–168, 1975.
25. K. Doganis and D. L. Scharfetter, “General optimization and extraction of IC device model parameters,” IEEE Trans. Electron Devices, vol. ED-30, pp. 1219–1228, 1983.
26. M. Sharma and N. D. Arora, “A statistical confidence region algorithm for model parameter extraction,” in Proc. NASECODE VII Conf., Apr. 1991.
27. J. Chung, M. C. Jeng, G. May, P. K. Ko, and C. Hu, “Hot-electron currents in deep-submicrometer MOSFETs,” IEEE IEDM-88, Dig. Tech. Papers, 1988, pp. 200–203.
28. N. D. Arora and L. M. Richardson, “MOSFET modeling for circuit simulation,” in Advanced MOS Device Physics, N. G. Einspruch and G. Gildenblat, Eds. (VLSI Electronics, vol. 18). New York: Academic, 1989.
29. T. Y. Chan, P. K. Ko, and C. Hu, “A simple method to characterize substrate current in MOSFET’s,” IEEE Electron Device Lett., vol. EDL-5, pp. 505–507, 1984.
30. R. V. H. Booth and M. H. White, “An experimental method for determination of the saturation point of a MOSFET,” IEEE Trans. Electron Devices, vol. ED-31, pp. 247–251, 1984.
31. W. Y. Jang, C. Y. Wu, and H. J. Wu, “A new experimental method to determine the saturation voltage of a small-geometry MOSFET,” Solid-State Electron., vol. 31, pp. 1421–1431, 1988.