Analysis and Control of Floating-Body Bipolar Effects in Fully Depleted Submicrometer SOI MOSFET’s

IEEE Transactions on Electron Devices

Volumn 38, Issue 6, 1991, Pages 1384-1391

  Choi, Jin Young ^a   Fossum, Jerry G ^a  

^a UNIVERSITY OF FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, CMOS; SEMICONDUCTOR DEVICE MANUFACTURE - SILICON ON INSULATOR TECHNOLOGY; TRANSISTORS, BIPOLAR - JUNCTIONS;

BJT; SOI MOSFET; SUBMICROMETER MOSFET;

SEMICONDUCTOR DEVICES, MOSFET;

EID: 0026172212     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.81630     Document Type: Article

References (13)

1. S. Veeraraghavan and J. G. Fossum, “Short-channel effects in SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 36, pp. 522–528, Mar. 1989.
2. J. G. Fossum, J.-Y. Choi, and R. Sundaresan, “SOI design for competitive CMOS VLSI,” IEEE Trans. Electron Devices, vol. 37, pp. 724–729, Mar. 1990.
3. K. Kato, T. Wada, and K. Taniguchi, “Analysis of kink characteristics in silicon-on-insulator MOSFET’s using two-carrier modeling,” IEEE Trans. Electron Devices, vol. ED-32, pp. 458–462, Feb. 1985.
4. J.-P. Colinge, “Reduction of kink effect in thin-film SOI MOSFET’s,” IEEE Electron Device Lett., vol. 9, pp. 97–99, Feb. 1988.
5. K. K. Young and J. A. Burns, “Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFET’s,” IEEE Trans. Electron Devices, vol. 35, pp. 426–431, Apr. 1988.
6. C.-E.D. Chen el al., “Single-transistor latch in SOI MOSFET’s,” IEEE Electron Device Lett., vol. 9, pp. 636–638, Dec. 1988.
7. J. McKitterick, “Source-drain breakdown in thin SOI transistors,” in Proc. IEEE SOS/SOI Technol. Conf. (Stateline. NV), 1989, p. 17.
8. J.-Y. Choi, J. G. Fossum, and R. Sundaresan, “SOI design for submicron CMOS,” in Proc. IEEE SOS/SOI Technol. Conf. (Stateline, NV), 1989, p. 23.
9. TMA PISCES-2B, Two-Dimensional Device Analysis Program, Version 8908, Technology Modeling Associates, Inc., Palo Alto, CA, 1989.
10. H. K. Lim and J. G. Fossum, “A charge-based large-signal model for thin-film SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-32, pp. 446–457, Feb. 1985.
11. S. Veeraraghavan and J. G. Fossum, “A physical short-channel model for the thin-film SOI MOSFET applicable to device and circuit CAD,” IEEE Trans. Electron Devices, vol. 35, pp. 1866–1875, Nov. 1988.
12. J. G. Fossum and M. A. Shibib, “An analytical model for minority-carrier transport in heavily doped regions of silicon devices.” IEEE Trans. Electron Devices, vol ED-28, pp. 1018–1025, Sept. 1981.
13. J. G. Fossum, R. Sundaresan, and M. Matloubian, “Anomalous subthreshold current voltage characteristics of n-channel SOI MOSFET’s,” IEEE Electron Device Lett., vol. EDL-8, pp. 544–546, Nov. 1987.