Finite State Machine has Unlimited Concurrency

IEEE Transactions on Circuits and Systems

Volumn 38, Issue 5, 1991, Pages 465-475

  Lin, Horng Dar ^a   Messerschmitt, David G ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS, DIGITAL - PARALLEL PROCESSING;

CONCURRENT BLOCK FSM TECHNIQUES; FINITE STATE MACHINE; LINEARIZED LOOK-AHEAD; MATRIX MULTIPLIER; PIPELINING; UNLIMITED CONCURRENCY;

AUTOMATA THEORY;

EID: 0026155674     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.76483     Document Type: Article

References (42)

1. D. G. Messerschmitt, “Breaking the recursive bottleneck,” in Performance Limits in Communication Theory and Practice, J. K. Skwirzynski, Ed. Amsterdam: Kluwer, 1988.
2. D. A. Schwartz and T. P. Barnwell, III, “A graph theoretic technique for the generation of systolic implementation of shift invariant flow graphs,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, Mar. 1984.
3. M. Renfors and Y. Neuvo, “The maximum sampling rate of digital filters under hardware speed constraints,” IEEE Trans. Circuits Syst., pp. 196-202, Mar. 1981.
4. A. Fettweis, “Realizability of digital filter networks,” Arch. Elek. Ubertrangung., pp. 90-96, Feb. 1976.
5. B. Sinha, “Pipelined finite state machine architecture applied to digital filters,” Ph.D. dissertation, Dep. Electrical Engineering, Univ. California, Davis, CA, Sept. 1983.
6. T. Meng and D. G. Messerschmitt, “Arbitrarily high sampling rate adaptive filters,” IEEE Trans. Acoust., Speech, Signal Processing, Apr. 1987.
7. K. Parhi and D. G. Messerschmitt, “Concurrent cellular VLSI adaptive filter architectures,” IEEE Trans. Circuits Oct. 1987.
8. H. K. Thapar and J. M. Cioffi, “A block processing method for designing high-speed viterbi detectors,” in Proc. IEEE Int. Conf. Communications, June 11-14, 1989.
9. G. Fettweis and H. Meyr, “Parallel Viterbi decoding by breaking the compare-select feedback bottleneck,” in Proc. IEEE Int. Conf. Communications, June 1988.
10. H.-D. Lin and D. G. Messerschmitt, “Algorithms and architectures for concurrent viterbi decoding,” in Proc. IEEE Int. Conf. Communications, June 11-14, 1989.
11. —, “High throughput reconstruction of Huffman-coded images,” presented at Int. Conf. Computer Design, Oct. 2-4, 1989.
12. E. A. Lee and D. G. Messerschmitt, Digital Communication. Amsterdam: Kluwer, 1988.
13. C. Chao and H. H. Loomis, Jr., “High rate realization of finite-state machines,” IEEE Trans. 1975.
14. P. M. Kogge, “Parallel solution of recurrence problems,” IBM J. Res. Dev., Mar. 1974.
15. B. Gold and K. L. Jordan, “A note on digital filter synthesis,” Proc. IEEE, pp. 1717-1718, Oct. 1968.
16. H. B. Voelcker and E. E. Hartquist, “Digital filtering via block recursion,” IEEE Trans. Audio Electroacoust., pp. 169-176, June 1970.
17. C. S. Burrus, “Block implementation of digital filters,” IEEE Trans. Circuit Theory, pp. 697-701, Nov. 1971.
18. A. L. Moyer, “An efficient parallel algorithm for digital IIR filters,” in Proc. IEEE Conf. Acoust., Speech, Signal Processing, pp. 525-528 Apr. 1976.
19. L. Hyafil and H. T. Kung, “The complexity of parallel evaluation linear recurrences,” J. Assoc. Computing Machinery, July 1977.
20. S. K. Mitra and R. Gnanasekaran, “Block implementation of recursive digital filters-new structures and properties,” IEEE Trans. Circuits Syst., pp. 200-207 Apr. 1978.
21. C. W. Barnes and S. Shinnaka, “Block shift invariance and block implementation of discrete-time filters,” IEEE Trans. Circuits Syst., pp. 667-672, Aug. 1980.
22. J. Zeman and A. G. Lindgren, “Fast digital filters with low roundoff noise,” IEEE Trans. Circuits Syst., July 1981.
23. T. Miyawaki and C. W. Barnes, “Multirate recursive digitial filters A general approach and block structures,” IEEE Trans. Acoust., Speech, Signal Processing, Oct. 1983.
24. C. L. Nikias, “Fast block data processing via a new IIR digital filter structure,” IEEE Trans. Acoust., Speech, Signal Processing, pp. 770-779, Aug. 1984.
25. D. A. Schwartz and T. P. Barnwell, III, “Increasing the parallelism of filters through transformation to block state variable form,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, 1984.
26. W. Sung and S. K. Mitra, “Efficient multi-processor implementation of recursive digital filters,” in Proc. IEEE Int. Conf., Acoust., Speech, Signal Processing, pp. 257-260, 1986.
27. K. A. Arun, “Ultra-high-speed parallel implementation of low-order digitial filters,” in Proc. IEEE Int. Symp. Circuits and Systems, pp. 944-946, 1986.
28. H. S. Stone, “An efficient parallel algorithm for the solution of a tridiagonal linear system of equations,” J. Assoc. Comput. Machinery, Jan. 1973.
29. P. M. Kogge and H. S. Stone, “A parallel algorithm for the efficient solution of a general class of recurrence equations,” IEEE Trans. Comput., Aug. 1973.
30. S.-C. Chen and D. J. Kuck, “Time and parallel processor bounds for linear recurrence systems,” IEEE Trans. Comput., July 1975.
31. D. D. Gajski, “An algorithm for solving linear recurrence systems on parallel and pipelined machines,” IEEE Trans. Comput., Mar. 1981.
32. C. Leiserson, F. Rose, and J. Saxe, “Optimizing synchronous circuitry by retiming,” presented at the 3rd Caltech Conf. VLSI, Mar. 1983.
33. S. Y. Kung, “On supercomputing with systolic/wavefront array processor,” Proc. IEEE, July 1984.
34. H. H. Loomis and B. Sinha, “High speed recursive digitial filter realization,” Circuits, Syst., Signal Processing, 1984.
35. H. H. Lu, E. A. Lee, and D. G. Messerschmitt, “Fast recursive filtering with multiple slow processing elements,” IEEE Trans. Circuits Syst., pp. 1119-1129, Nov. 1985.
36. K. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters—Part II: Pipelined incremental block filtering,” IEEE Trans. Acoust., Speech, Signal Processing, July 1989.
37. H. H. Loomis, Jr., “Completeness of sets of delayed logic devices,” IEEE Trans. Electronic Comput., Apr. 1965.
38. C. Chao, “High rate realization of finite-state machines,” Ph.D. dissertation, Dep. Electrical Engineering, Univ. California, Davis, CA, June 1970.
39. H.-D. Lin and D. G. Messerschmitt, “Improving the iteration bound of finite state machines,” in Proc. IEEE Int. Symp. Circuits and Systems, May 9-11, 1989.
40. W. Sung and S. K. Mitra, “Implementation of digital filtering algorithms using pipelined vector processors,” Proc. IEEE, pp. 1293-1303, Sept. 1987.
41. E. A. Lee and D. G. Messerschmitt, “Pipeline interleaved programmable DSP’s: Architecture,” IEEE Trans. Acoust., Speech, Signal Processing, Sept. 1987.
42. G. D. Forney, Jr., “The Viterbi algorithm,” Proc. IEEE, Mar. 1973.