A Charge Sheet Capacitance Model of Short Channel MOSFET's for SPICE

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 3, 1991, Pages 376-389

  Park, Hong June ^a   Ko, Ping Keung ^a   Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BAND STRUCTURE; ELECTRIC MEASUREMENTS - CAPACITANCE; ELECTRIC WAVEFORMS; INTEGRATED CIRCUITS, DIGITAL; OSCILLATORS;

CHARGE SHEET CAPACITANCE MODEL; RING OSCILLATOR; SHORT-CHANNEL MOSFET; SURFACE POTENTIAL;

SEMICONDUCTOR DEVICES, MOSFET;

EID: 0026128884     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.67791     Document Type: Article

References (50)

1. H. K. Ihantola and J. L. Moll, “Design theory of a surface field effect transistor,” Solid-State Electron., vol. 7, pp. 423–430, June 1964.
2. H. C. Pao and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)—semiconductor transistors,” Solid-State Electron., vol. 9, no. 10, pp. 927–937, 1966.
3. H. Schichman and D. A. Hodges, “Modeling and simulation of insulated-gate field effect transistor switching circuits,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 265–289, Sept. 1968.
4. R. M. S. Swanson and J. D. Meindl, “Ion-implanted complementary MOS transistor in low voltage circuits,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 146–153, Apr. 1972.
5. G. Merckel, J. Borel, and N. Z. Cupcea, “An accurate large-signal MOS transistor model for use in computer-aided-design,” IEEE Trans. Electron. Devices, vol. ED-19, pp. 681–690, May 1972.
6. H. C. Poon, “Vth and beyond,” presented at Device Modeling Workshop, Burlingame CA, Mar. 29, 1979.
7. J. R. Brews, “A charge-sheet model of the MOSFET,” Solid-State Electron., vol. 21, pp. 345–355, 1978.
8. F. Van de Wiele, “A long-channel MOSFET model,” Solid-State Electron., vol. 22, pp. 991–997, 1979.
9. A. Vladimirescu and S. Liu, “The simulation of MOS integrated circuits using SPICE2,” ERL Memo M80/7, Electronics Res. Lab., Univ. of California, Berkeley, 1980.
10. M. H. White, F. Van de Wiele, and J. P. Lambot, “High-accuracy MOS models for computer-aided-design,” IEEE Trans. Electron. Devices, vol. ED-27, pp. 899–906, May 1980.
11. S. Liu and L. W. Nagel, “Small-signal MOSFET models for analog circuit design,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 983–998, Dec. 1982.
12. P. Yang and P. K. Chatteijee, “SPICE modeling for small geometry MOSFET circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 169–182, 1982.
13. R. F. Pierret and J. A. Shields, “Simplified long channel MOSFET theory,” Solid-State Electron., vol. 26, no. 2, pp. 143–147, 1983.
14. A. Nussbaum, R. Sinha, and D. Dokos, “The theory of long channel MOSFET,” Solid-State Electron., vol. 27, no. 1, pp. 97–106, 1984.
15. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M. C. Jeng, “BSIM: Berkeley short channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 558–566, Aug. 1987.
16. S. W. Lee and R. C. Rennick, “A compact IGFET model—ASIM,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 952–975, Sept. 1988.
17. A. S. Grove, Physics and Technology of Semiconductor Devices. New York: Wiley, 1967.
18. S. Sze, Physics of Semiconductor Devices, 2nd ed., 1981, ch. 7.
19. R. S. Muller and T. I. Kamins, Device Electronics for Integrated Circuits. New York: Wiley, 1977.
20. R. S. C. Cobbold, Theory and Application of FET's. New York: Wiley, 1970, pp. 272–304.
21. J. E. Meyer, “MOS models and circuit simulation,” RCA Rev., vol. 32, pp. 42–63, 1971.
22. D. E. Ward and R. W. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid-State Circuits, vol. SC-13, no. 5, pp. 703–708, 1978.
23. S. Y. Oh, D. E. Ward, and R. W. Dutton, “Transient analysis of MOS transistors,” IEEE Trans. Electron. Devices, vol. ED-27, pp. 1571–1578, 1980.
24. G. W. Taylor, W. Fichtner, and I. G. Simmons, “A description of MOS internodal capacitances for transient simulations,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 150–156, Oct. 1982.
25. R. L. Conilogue and C. Viswanathan, “A complete large and small signal charge model for an MOS transistor,” in IEEE IEDM 82 Tech. Dig., 1982, pp. 654–657.
26. G. I. Serhan and S. Y. Yu, “A simple charge-based model for MOS transistor capacitances: A new production tool,” IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 48–51, Jan. 1983.
27. C. Turchetti, G. Masetti, and Y. Tsividis, “On the small-signal behavior of the MOS transistor in quasistatic operation,” Solid-State Electronics, vol. 26, no. 10, pp. 941–949, 1983.
28. B. J. Sheu, D. L. Scharfetter, and C. Hu, and D. O. Pederson, “A compact IGFET charge model,” IEEE Trans. Circuits Syst., vol. CAS-31, pp. 745–748, Aug. 1984.
29. H. K. Lim and J. G. Fossum, “A charge-based large-signal model for thin-film SOI MOSFET's,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 366–377, Feb. 1985.
30. T. Shima, “Table lookup MOSFET capacitance model for short-channel devices,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 624–632, Oct. 1986.
31. H. J. Park, P. K. Ko, and C. Hu, “A measurement based charge sheet capacitance model of short channel MOSFETs for SPICE,” in IEEE IEDM 86 Tech. Dig., Dec. 1986, pp. 40–43.
32. S. Yu, A. F. Franz, and T. G. Mihran, “A physical parametric transistor model for CMOS circuit simulation,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 1038–1052, Oct. 1988.
33. H. Iwai and S. Kohyama, “On-chip capacitance measurement circuits in VLSI structures,” IEEE Trans. Electron. Devices, vol. ED-29, pp. 1622–1626, Oct. 1982.
34. B. J. Sheu, P. K. Ko, and F. C. Hsu, “Characterization of intrinsic capacitances of small-geometry MOSFET's,” in IEEE 1984 Symp. VLSI Technology Tech. Digest, Sept. 1984, pp. 80–81.
35. H. Iwai, J. E. Oristian, J. T. Walker, and R. W. Dutton, “A scalable technique for the measurement of intrinsic MOS capacitances with atto-farad resolution,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 264–276, Feb. 1985.
36. J. J. Paulos and D. A. Antoniadis, “Measurement of minimum geometry MOS transistor capacitances,” IEEE Trans. Electron. Devices, vol. ED-32, pp. 357–363, Feb. 1985.
37. B. J. Sheu and P. K. Ko, “Measurement and modeling of short-channel MOS transistor gate capacitances,” in IEEE J. Solid State Circuits, vol. SC-22, pp. 464–472, June 1987.
38. K. C.-K. Weng and P. Yang, “A direct measurement technique for small geometry MOS transistor capacitances,” IEEE Electron. Device Lett., vol. EDL-6, pp. 40–42, Jan. 1985.
39. J. J. Paulos, private communication through his Ph.D. dissertation, “Measurement and modeling of small-geometry MOS transistor capacitances,” VLSI Memo No. 84–199, Dept. of EECS, Massachusetts Institute of Technology, Aug. 1984.
40. L. O. Chua and P. M. Lin, Computer Aided Analysis of Electronic Circuits. Englewood Cliffs, NJ: Prentice Hall, 1975.
41. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” ERL-Memo. M520, Electronics Research Lab., Univ. of California, Berkeley, CA May 9, 1975.
42. H. J. Park, “Charge sheet and non-quasistatic MOSFET models for SPICE,” Ph.D. dissertation, Memorandum No. UCB/ERL M89/20, Electronics Research Lab., Dept. EECS, Univ. of California, Berkeley, Feb. 24, 1989.
43. C. F. Gerald, Applied Numerical Analysis, 2nd Ed. Reading, MA: Addison-Wesley, 1978.
44. R. H. Bartels, J. C. Beatty, and B. A. Barsky, An Introduction to Splines for use in Computer Graphics and Geometric Modeling. Morgan Kaufmann, 1987, Ch. 3.
45. A. G. Sabnis and J. T. Clemens, “Characterization of the electron mobility in the inverted 〈100 〉Si surface,” in IEEE Int. Electron Devices Meeting, Tech. Dig., pp. 18–21, 1979.
46. D. Frohman-Bentchkowsky, and A. S. Grove, IEEE Trans. Electron. Devices, vol. ED-16, p. 108, 1969.
47. C. Turchetti, P. Mancini, and G. Masetti, “A CAD-oriented non-quasistatic approach for the transient analysis of MOS IC's,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 827–836, 1986.
48. R. Shrivastava and K. Fitzpatrick, “A simple model for the overlap capacitance of a VLSI MOS device,” IEEE Trans. Electron Devices, vol. ED-29, pp. 1870–1872, 1982.
49. H. Iwai, M. R. Pinto, C. R. Rafferty, J. E. Oristian, and R. W. Dutton, “Analysis of velocity saturation and other effects on short-channel MOS transistor capacitances,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 173–184, Mar. 1987.
50. Y. Ohkura, T. Toyabe, and H. Masuda, “Analysis of MOSFET capacitances and their behavior at short-channel lengths using an ac device simulator,” IEEE Trans. Computer Aided Design, vol. CAD-6, pp. 423–430, Mar. 1987.