Flexibility of Interconnection Structures for Field-Programmable Gate Arrays

IEEE Journal of Solid-State Circuits

Volumn 26, Issue 3, 1991, Pages 277-282

  Rose, Jonathan ^a   Brown, Stephen ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE;

CONNECTION BLOCK FLEXIBILITY; FIELD-PROGRAMMABLE GATE ARRAY (FPGA); FPGA ROUTABILITY; INTERCONNECTION STRUCTURES; ROUTING ARCHITECTURE; SWITCH BLOCK FLEXIBILITY;

LOGIC DEVICES;

EID: 0026124456     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.75006     Document Type: Article

References (18)

1. J. S. Rose, R. J. Francis, P. Chow, and D. Lewis, “The effect of logic block complexity on area of programmable gate arrays,” in Proc. CICC, May 1989, pp. 5.3.1-5.3.5.
2. J. S. Rose, R. J. Francis, D. Lewis, and P. Chow, “Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency,” IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1217–1225, Oct. 1990.
3. W. Carter et al., “A user programmable reconfigurable gate array,” in Proc. CICC, May 1986, pp. 233–235.
4. H. Hsieh et al., “A 9000-gate user-programmable gate array,” in Proc. CICC, May 1988, pp. 15.3.1-15.3.7.
5. H. Hsieh et al., “Third-generation architecture boosts speed and density of field-programmable gate arrays,” in Proc. CICC, May 1990, pp. 31.2.1-31.2.7.
6. A. El Gamal et al., “An architecture for electrically configurable gate arrays,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 394–398, Apr. 1989.
7. M. Ahrens et al., “An FPGA family optimized for high densities and reduced routing delay,” in Proc. CICC, May 1990, pp. 31.5.1-31.5.4.
8. S. C. Wong, H. C. So, J. H. Ou, and J. Costello, “A 5000-gate CMOS EPLD with multiple logic and interconnect arrays,” in Proc. CICC, May 1989, pp. 5.8.1-5.8.4.
9. Plessey Semiconductor, Swindon, England, ERA60100 preliminary data sheet, 1989.
10. C. Marr, “Logic array beats development time blues,” Electron. Syst. Des. Mag., pp. 38–42, Nov. 1989.
11. K. Kawana et al., “An efficient logic block interconnect architecture for user-programmable gate array,” in Proc. CICC, May 1990, pp. 31.3.1-31.3.4.
12. J. S. Rose and S. Brown “The effect of switch box flexibility on routability of field programmable gate arrays,” in Proc. CICC, May 1990, pp. 27.5.1-27.5.4.
13. J. Greene et al., “Segmented channel routing,” in Proc. 27th Design Automation Conf., June 1990, pp. 567–572.
14. K. Keutzer, “DAGON: Technology binding and local optimization by DAG matching,” in Proc. 24th Design Automation Conf., June 1987, pp. 341–347.
15. R. J. Francis, J. Rose, and K. Chung, “Chortle: A technology mapping program for lookup table-based field programmable gate arrays,” in Proc. 27th Design Automation Conf., June 1990, pp. 613–619.
16. J. Rose, Z. Vranesic, and W. M. Snelgrove, “ALTOR: An automatic standard cell layout program,” in Proc. Can. Conf. VLSI, Nov. 1985, pp. 168–173.
17. J. Rose, “LocusRoute: A parallel global router for standard cells,” in Proc. 25th Design Automation Conf., June 1988, pp. 189–195.
18. S. Brown, J. S. Rose, and Z. Vranesic, “A detailed router for field programmable gate arrays” in Proc. 1990 Int. Conf. Computer-Aided Design (ICCAD), Nov. 1990, pp. 382–385.