A Self-Testing Reconfigurable CAM

IEEE Journal of Solid-State Circuits

Volumn 26, Issue 3, 1991, Pages 257-261

  McAuley, Anthony J ^a   Cotton, Charles J ^a  

^a TELCORDIA TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRANSMISSION - PACKET SWITCHING; LOGIC DEVICES; SEMICONDUCTOR DEVICES, MOS - APPLICATIONS;

ADDRESS TRANSLATION; CMOS MEMORY; CONTENT ADDRESSABLE MEMORY (CAM); HIGH SPEED PACKET SWITCH; SELF-TESTING RECONFIGURABLE CAM (RCAM); WORD FINDER LOGIC;

DATA STORAGE, DIGITAL;

EID: 0026121797     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.75003     Document Type: Article

References (8)

1. L. Chisvin and R. Duckworth, “Content-addressable and associative memory: Alternatives to the ubiquitous RAM,” IEEE Computer Mag., pp. 51–64, July 1989.
2. M. Motomura et al., “A 1.2-million transistor, 33-MHz, 20-b dictionary search processor (DISP) ULSI with a 160-kb CAM,” IEEE J. Solid-State Circuits, vol. 25, pp. 1158–1165, Oct. 1990.
3. S. Jones, I. Jalowiecki, S. Hedge, and R. Lea, “A 9-kbit associative memory for high-speed parallel processing applications,” IEEE J. Solid-State Circuits, vol. 23, pp. 543–548, Apr. 1988.
4. T. Ogura, S.-I. Yamada, and T. Nikaido, “A 4-kbit associative memory LSI,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1277–1281, Dec. 1985.
5. H. Kodata, J. Miyake, Y. Nishimichi, H. Kudo, and K. Kagawa. “An 8Kb content-addressable and reentrant memory,” in ISSCC Dig. Tech. Papers, Feb. 1985, pp. 42–43.
6. J. G. Bonar and S. P. Levitan, “Real-time LISP using a content addressable memory,” in Proc. 10th Int. Conf. Parallel Processing, Aug. 1981, pp. 112–117.
7. H. Yamada et al., “Real-time string search engine LSI for 800-Mbit/sec LANs,” in Proc. Custom Integrated Circuits Conf., May 1988, pp. 21.6.1-21.6.4.
8. W. D. Sincoskie and C. J. Cotton, “Algorithms for adaptive routing in communication networks,” IEEE Network, pp. 16–24, Jan. 1988.