Switched-Current Circuit Design Issues

IEEE Journal of Solid-State Circuits

Volumn 26, Issue 3, 1991, Pages 192-202

  Fiez, Terri S ^a   Liang, Guojin ^b   Allstot, David J ^c  

^a WASHINGTON STATE UNIVERSITY   (United States)

^b Exar Corporation   (United States)

^c CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC FILTERS; SEMICONDUCTOR DEVICES, MOSFET - APPLICATIONS; SIGNAL PROCESSING;

CURRENT MODE ANALOG SAMPLED-DATA SIGNAL PROCESSING; DIGITAL CMOS TECHNOLOGY; MOSFET GATE; NONCRITICAL GATE CAPACITANCE; NONUNITY CURRENT GAIN; SWITCHED-CURRENT CIRCUIT DESIGN;

INTEGRATED CIRCUITS, DIGITAL;

EID: 0026120929     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.74996     Document Type: Article

References (29)

1. R. W. Brodersen, P. R. Gray, and D. A. Hodges, “MOS switched-capacitor filters,” Proc. IEEE, vol. 67, no. 1, pp. 61–75, Jan. 1979.
2. J. L. McCreary, “Matching properties, and voltage and temperature dependence of MOS capacitors,” IEEE J. Solid-State Circuits, vol. SC-16, no. 6, pp. 608–616, Dec. 1981.
3. J.-S. Shyu, G. C. Temes, and F. Krummenacher, “Random error effects in matched MOS capacitors and current sources,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 948–955, no. 6, Dec. 1984.
4. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1057–1066, Dec. 1986.
5. J. B. Hughes, N. C. Bird, and I. C. Macbeth, “Switched current —A new technique for analog sampled-data signal processing,” in Proc. IEEE Int. Symp. Circuits Syst., May 1989, pp. 1584–1587.
6. T. S. Fiez and D. J. Allstot, “A CMOS switched-current filter technique,” in ISSCC Dig. Tech. Papers, Feb. 1990, pp. 206, 207, 297.
7. C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds., Analog IC Design: The Current-Mode Approach. London: Peter Peregrinus, 1990.
8. T. S. Fiez and D. J. Allstot, “CMOS switched-current ladder filters,” IEEE J. Solid-State Circuits, vol. 25, pp. 1360–1367, no. 6, Dec. 1990.
9. D. Vallancourt, Y. P. Tsividis, and S. J. Daubert, “Current-copier cells,” Electron. Lett., vol. 24, no. 25, pp. 1560–1562, Dec. 8, 1988.
10. G. Wegmann and E. A. Vittoz, “Very accurate dynamic current mirrors,” Electron. Lett., vol. 25, pp. 644–646, May 11, 1989.
11. G. Wegmann and E. A. Vittoz, “Analysis and improvement of accurate dynamic current mirrors,” IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 699–706, June 1990.
12. J. H. Shieh, M. Patil, and B. J. Sheu, “Measurement and analysis of charge injection in MOS analog switches,” IEEE J. Solid-State Circuits, vol. SC-22, no. 2, pp. 277–281, Apr. 1987.
13. E. Vittoz, “Microwatt switched capacitor circuit design,” Electrocomponent Sci. and Technol., vol. 9, no. 4, pp. 263–273, 1982.
14. C. Eichenberger and W. Guggenbuhl, “On charge injection in analog MOS switches and dummy switch compensation techniques,” IEEE Trans. Circuits Syst., vol. 37, pp. 256–264, Feb. 1990.
15. H. C. Yang, T. S. Fiez, and D. J. Allstot, “Current-feedthrough effects and cancellation techniques in switched-current circuits,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 3186–3188.
16. J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, “Second-generation switched-current signal processing,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 2805–2808.
17. G. M. Jacobs, D. J. Allstot, R. W. Brodersen, and P. R. Gray, “Design techniques for MOS switched capacitor ladder filters,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 1014–1021, Dec. 1978.
18. L. T. Bruton, “Low-sensitivity digital ladder filters,” IEEE Trans. Circuits Syst., vol. CAS-22, pp. 168–176, Mar. 1975.
19. K. Martin and A. S. Sedra, “Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 822–829, Aug. 1981.
20. J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, “Switched-current filters,” Proc. Inst. Elec. Eng., Part G, no. 2, pp. 156–162, Apr. 1990.
21. D. J. Allstot, T. S. Fiez, and G. Liang, “Design considerations for CMOS switched-current filters,” in Proc. IEEE Custom Integrated Circuit Conf., May 1990, pp. 8.1.1-8.1.4.
22. D. D. Buss, D. R. Collins, W. H. Bailey, and C. R. Reeves, “Transversal filtering using charge-transfer devices,” IEEE J. Solid-State Circuits, vol. SC-8, pp. 138–146, Apr. 1973.
23. Y. S. Lee and K. Martin, “A CMOS realization of eight 32-tap transversal filters on a single IC,” in Proc. IEEE Custom Integrated Circuits Conf., May 1987, pp. 704–707.
24. G. Liang and D. J. Allstot, “FIR filtering using CMOS switched-current techniques,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 2291–2294.
25. H. J. Orchard, “Inductorless filters,” Electron. Lett., vol. 2, pp. 224–225, June 1966.
26. P. E. Fleischer and K. R. Laker, “A family of active switched-capacitor biquad building blocks,” Bell Syst. Tech. J., vol. 58, pp. 2235–2269, Dec. 1979.
27. A. Begisi, T. S. Fiez and D. J. Allstot, “Digitally-programmable switched-current filters,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 3178–3181.
28. T. S. Fiez, B. Lee, and D. J. Allstot, “CMOS switched-current biquadratic filters,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 2300–2304.
29. C. Toumazou, J. B. Hughes, and C. M. Pattullo, “Regulated cascode switched-current memory cell,” IEE Electron. Lett., vol. 26, no. 5, pp. 303–305, Mar. 1, 1990.