A 4-Bit Josephson Computer ETL-JC1

IEEE Transactions on Applied Superconductivity

Volumn 1, Issue 1, 1991, Pages 37-47

  Nakagawa, Hiroshi ^a   Kurosawa, Itaru ^a   Aovagi, Masahiro ^a   Kosaka, Shin ^a   Hamazaki, Youich ^a   Okada, Yoshikuni ^a   Takada, Susumu ^a  

^a ELECTROTECHNICAL LABORATORY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE, DIGITAL--ROM; INTEGRATED CIRCUITS, LSI; SUPERCONDUCTING DEVICES--JOSEPHSON JUNCTIONS;

JOSEPHSON MEMORIES; SUPERCONDUCTING INTEGRATED CIRCUITS;

COMPUTERS, DIGITAL;

EID: 0026116853     PISSN: 10518223     EISSN: 15582515     Source Type: Journal    
DOI: 10.1109/77.80747     Document Type: Article

References (21)

1. H. Nakagawa, S. Kosaka, I. Kurosawa, M. Aoyagi, Y. Hamazaki, Y. Okada, and S. Takada, “A Josephson 4-bit processor for a prototype computer,” in Extended Abstracts 1989 Int. Superconductivity Electronics Conf., pp. 387–390, June 1989.
2. S. Kotani, T. Imamura, and S. Hasuo, “A sub-ns Josephson 4-bit processor,” in Extended Abstracts 1989 Int. Superconductivity Electronics Conf., pp. 381–386, June 1989.
3. Y. Hatano, S. Yano, H. Mori, H. Yamada, M. Hirano, and U. Kawabe, ‘‘A 4-bit Josephson data processor with dc output buffer,” in Extended Abstracts 1989 Int. Superconductivity Electronics Conf., pp. 375–380, June 1989.
4. S. Kotani, A. Inoue, T. Imamura, and S. Hasuo, “A 1 GOPS 8b Josephson digital signal processor,” in ISSCC Dig. Tech. Papers, pp. 148–149, Feb. 1990.
5. I. Kurosawa, H. Nakagawa, S. Kosaka, M. Aoyagi, and S. Takada, “A 1-kbit Josephson memory using variable threshold cells,” IEEE J. Solid-State Circuits, vol. 24, pp. 1034–1040, Aug. 1989.
6. S. Nagasawa, Y. Wada, M. Hidaka, H. Tsuge, I. Ishida, and S. Tahara, “570-ps 13-mW Josephson 1-kbit NDRO RAM,” IEEE J. Solid-State Circuits, vol. 24, pp. 1363–1371, Oct. 1989.
7. W. H. Henkels, K. H. Brown, T. V. Rajeevakumar, L. Geppert, J. W. Allan, Y. H. Lee, and J. T. Yeh, “Experiments on a cross-section of a Josephson RAM chip,” in Proc. 1983 IEEE Int. Conf. Computer Design, pp. 570–573.
8. I. Kurosawa, H. Nakagawa, M. Aoyagi, S. Kosaka, and S. Takada, “A fully operational 1-kbit variable threshold Josephson RAM,” in 1990 Symp. VLSI Circuits, Dig. Tech. Papers, pp. 67–68, June 1990.
9. M. B. Ketchen, D. J. Herrell, and C. J. Anderson, “Josephson cross-sectional model experiment,” J. Appl. Phys., vol. 57, pp. 2550–2574, Apr. 1985.
10. H. Nakagawa, E. Sogawa, S. Takada, and H. Hayakawa, “A Josephson full adder circuit using four-junction logic (4JL) gate,” in Proc. 14th Int. Conf. Solid State Devices, Tokyo, Japan, 1982; also Japan J. Appl. Phys., vol. 22, suppl. 22–1, pp. 447–450, 1983.
11. H. Nakagawa, I. Kurosawa, S. Takada, and H. Hayakawa, “A Josephson counter circuit with two-phase power supply,” in Extended Abstracts 17th Conf. Solid State Devices and Materials, Tokyo, Japan, pp. 123–126, Aug. 1985.
12. H. Nakagawa, S. Kosaka, H. Kawamura, I. Kurosawa, M. Aoyagi, Y. Hamazaki, Y. Okada, and S. Takada, “A Josephson 4-bit RALU for a prototype computer,” IEEE J. Solid-State Circuits, vol. 24, pp. 1076–1084, Aug. 1989.
13. S. Kosaka, H. Nakagawa, H. Kawamura, Y. Okada, Y. Hamazaki, M. Aoyagi, I. Kurosawa, A. Shoji, and S. Takada, “Josephson address control unit IC for a 4-bit Microcomputer prototype,” IEEE Trans. Magnetics, vol. 25, pp. 789–794, Mar. 1989.
14. M. Aoyagi, H. Nakagawa, I. Kurosawa, Y. Okada, Y. Hamazaki, S. Kosaka, A. Shoji, and S. Takada, “A Josephson 10-bit instruction ROM unit for a prototype computer,” in Extended Abstracts 1989 Int. Superconductivity Electronics Conf., pp. 271–274, June 1989.
15. M. Aoyagi, H. Nakagawa, I. Kurosawa, S. Kosaka, Y. Okada, Y. Hamazaki, and S. Takada, “A Josephson 10-b instruction 128-word ROM unit,” IEEE J. Solid-State Circuits, vol. 25, pp. 971–978, 1990.
16. I. Kurosawa, H. Nakagawa, S. Kosaka, M. Aoyagi, Y. Hamazaki, Y. Okada, and S. Takada, “A data RAM unit chip for a Josephson computer prototype,” in Extended Abstracts 1989 Int. Superconductivity Electronics Conf., pp. 302–305, June 1989.
17. A. Shoji, F. Shinoki, S. Kosaka, M. Aoyagi, and H. Hayakawa, “New fabrication process for Josephson tunnel junctions with (niobium nitride, niobium) double-layered electrodes,” Appl. Phys. Lett., vol. 41, pp. 1097–1099, Dec. 1982.
18. H. Nakagawa, K. Nakaya, I. Kurosawa, S. Takada, and H. Hayakawa, “Nb/Al-oxide/Nb tunnel junctions for Josephson integrated circuits,” Japan J. Appl. Phys., vol. 25, pp. L70-L72, Jan. 1986.
19. K. Kuroda, J. Nakano, M. Yuda, and M Ueki, “3-Ops switching operation in all-Nb Josephson logic gates,” Electron. Lett., vol. 23, pp. 163–165, Feb. 1987.
20. H. Nakagawa, E. Sogawa, S. Kosaka, S. Takada, and H. Hayakawa, “Operating characteristics of Josephson four-junction logic (4JL) gate,” Japan J. Appl. Phys., vol. 21, pp. L198-L200, Apr. 1982.
21. S. Bermon and T. Gheewala, “Moat-guarded Josephson SQUID’s,” IEEE Trans. Magnetics, vol. MAG-19, pp. 1160–1164, May 1983.