Paradigm: A Highly Scalable Shared-Memory Multicomputer Architecture

Computer

Volumn 24, Issue 2, 1991, Pages 33-46

  Cheriton, David R ^a   Goosen, Hendrik A ^a   Boyle, Patrick D ^b  

^a STANFORD UNIVERSITY   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTERS, MICROCOMPUTER; DATA STORAGE, DIGITAL;

PARALLEL DISTRIBUTED GLOBAL MEMORY (PARADIGM); SCALABLE PARALLEL COMPUTER SYSTEMS; SHARED-MEMORY MULTICOMPUTER ARCHITECTURE;

COMPUTER SYSTEMS, DIGITAL;

EID: 0026105592     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/2.67209     Document Type: Article

References (14)

1. D. R. Cheriton et al., “The VMP Multiprocessor: Initial Experience, Refinements, and Performance Evaluation,” Proc. 15th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., June 1988 pp. 410-421.
2. D. R. Cheriton, G. Slavenburg, and P. D. Boyle, “Software-Controlled Caches in the VMP Multiprocessor,” P roc. 13th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., June 1986 pp. 366-374.
3. D. R. Cheriton, H. A. Goosen, and P. D. Boyle, “Multi-Level Shared Caching Techniques for Scalability in VMP-MC,” Proc. 16th lnt l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., May 1989 pp. 16-24.
4. B. G. Lindsay et al., “Computation and Communication in R*: A Distributed Database Manager,” ACM Trans. Computer Systems, Vol. 2, No. 1, Feb. 1984, pp. 24-28.
5. D. R. Cheriton, “The V Distributed Operating System,” Comm. ACM, Vol. 31, No. 2, Feb. 1988, pp. 105-115.
6. D. R. Cheriton, G. R. Whitehead, and E.W. Sznyter, “Binary Emulation of Unix Using the V Kernel,” Usenix Summer Conf., Usenix, June 1990.
7. J. N. Giacopelli, M. Littlewood, and W. D. Sincoskie, “Sunshine: A High Performance Self-Routing Broad-Band Packet Switch Architecture,” to be published in Proc. Int'l Switching Symposium, 1990.
8. D. R. Cheriton, H. A. Goosen, and P. Machanick, “Restructuring a Parallel Simulation to Improve Cache Behavior in a Shared-Memory Multiprocessor: A First Experience,” to appear in Proc. Int'l Symp. Shared Memory Multiprocessing, Tokyo, Apr. 1991.
9. K. Li and R. Schaefer, “Shiva: An Operating System Transforming a Hypercube into a Shared-Memory Machine,” Tech. Report 217-89, Computer Science Dept., Princeton Univ., 1989.
10. D. Lenoski et al., “The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor,” Proc. 17th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., May 1990 pp. 148-159.
11. J. R. Goodman and P. J. Woest, “The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor,” Proc. 15th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., June 1988 pp. 422-431.
12. C. L. Seitz, “The Cosmic Cube,” Comm. ACM, Vol. 28, No. 1, Jan. 1985, pp. 22-33.
13. N. P. Jouppi, “Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers,” Proc. 17th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., May 1990 pp. 364-373.
14. P. Woodbury et al., “Shared Memory Multiprocessors: The Right Approach to Parallel Processing,” Proc. Compcon Spring, CS Press, Los Alamitos, Calif., Feb. 1989 pp. 72-80.