A Comparison of Modulator Networks for High-Order Oversampled ∑ Δ Analog-to-Digital Converters

IEEE Transactions on Circuits and Systems

Volumn 38, Issue 2, 1991, Pages 145-159

  Ribner, David B ^a  

^a GE GLOBAL RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CONVERSION, ANALOG TO DIGITAL; DELTA MODULATION;

ANALOG SIGNAL PROCESSING; ANALOG TO DIGITAL CONVERTERS; HIGH ORDER MODULATORS; MODULATOR NETWORKS; OVERSAMPLED CONVERTERS; SIGMA DELTA MODULATION;

MODULATORS;

EID: 0026103099     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.68293     Document Type: Article

References (16)

1. J. C. Candy, “A use of double integration in sigma delta modulation,” IEEE Trans. Commun., vol. COM-33, pp. 249–258, Mar. 1985.
2. W. L. Lee and C. G. Sodini, “A topology for higher order interpolative coders,” in Proc. 1987 Int. Symp. on Circuits and Systems, pp. 459–462, May 1987.
3. T. Hayashi et. al., “A multistage delta-sigma modulator, without double integrator loop,” in Proc. IEEE 1986 Int. Solid-State Circuits Conf., pp. 182–183, Feb. 1986.
4. Y. Matsuya et. al., “A 16-bit oversampling A-D conversion technology using triple integration noise shaping,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 921–929, Dec. 1987.
5. M. Rebeschini et. al., “A 16-bit 160 kHz CMOS A/D converter using sigma-delta modulation,” in Proc. IEEE Custom Integrated Circuits Conf., pp. 6.1.1-5, May 1989.
6. L. Longo and M. A. Copeland, “A 13-bit ISDN-band ADC using two-stage third-order noise shaping,” in Proc. 1988 Custom Integrated Circuits Conf., pp. 21.2.1-4, June 1988.
7. L. R. Carley, “An oversampling analog-to-converter topology for high-resolution signal acquisition systems,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 83–90, Jan. 1987.
8. M. Rebeschini et. al., “A high-resolution CMOS sigma-delta A/D converter with 320 kHz output rate,” in Proc. IEEE Symp. Circuits Syst., pp. 246–249, May 1989.
9. J. C. Candy “Decimation for sigma delta modulation,” IEEE Trans. Commun., vol. COM-34, pp. 72–76, Jan. 1986.
10. S. K. Tewksbury and R. W. Hallock, “Oversampled, linear predictive and noise-shaping coders of order N > 1,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 436–447, July 1978.
11. A. V. Oppenheim and R. W. Schaefer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice Hall, 1975, p. 415.
12. K. Martin and A. S. Sedra, “Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 822–829, Aug. 1981.
13. S. Nadeem, “Design and implementation of fourth order modulator for 16-bit oversampled A/D converter,” Massachusetts Institute of Technology, M.S. thesis, May 1989.
14. V. Friedman “The structure of the limit cycles in sigma delta modulation,” IEEE Trans. on Commun., vol. 36, pp. 972–979, Aug. 1988.
15. R. M. Gray, “Spectral analysis of quantization noise in a single-loop sigma-delta modulator with dc input,” IEEE Trans. on Commun., vol. 37, pp. 588–599, June 1989.
16. M. W. Hauser, P. J. Hurst, and R. W. Broderson, “MOS ADC-filter combination that does not require precision analog components,” IEEE Int. Solid-State Circuits Conf. Digest of Tech. Papers, pp. 80–81, 313, Feb. 1985.