Modified Hopfield Neural Networks for Retrieving the Optimal Solution

IEEE Transactions on Neural Networks

Volumn 2, Issue 1, 1991, Pages 137-142

  Lee, Bang W ^a   Sheu, Bing J ^b  

^a SAMSUNG Electronics   (South Korea)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CONVERSION, ANALOG TO DIGITAL;

HOPFIELD NEURAL NETWORKS; LOCAL MINIMA; VOLTAGE TRANSFER CHARACTERISTICS;

NEURAL NETWORKS;

EID: 0025899865     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.80300     Document Type: Article

References (15)

1. J. J. Hopfield, “Neural networks and physical systems with emergent collective computational abilities,” in Proc. Nat. Acad. Sciences, U.S.A., vol. 79, pp. 2554-2555, 1982.
2. Y. Zhou, R. Chellappa, A. Vaid, and B. Jenkins, “Image restoration using neural network,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-36, no. 7, pp. 1141-1151, July 1988.
3. B. W. Lee, J.-C. Lee, and B. J. Sheu, “VLSI image processors using analog programmable synapses and neurons,” IEEE Int. Joint Conf. Neural Networks Proc, vol. II, San Diego, CA, June 1990, pp. 575-580.
4. A. Moopenn, J. Lambe, and A. P. Thakoor, “Electronic implementation of associative memory based on neural network models,” IEEE Trans. Syst., Man, Cybernet., vol. 17, no. 2, pp. 326-331, Mar. 1987.
5. D. W. Tank and J. J. Hopfield, “Simple ‘neural’ optimization networks: An A/D converter, signal decision circuit, and a linear programming circuit,” IEEE Trans. Circ. Syst., vol. CAS-33, no. 5, pp. 533-541, May 1986.
6. M. P. Kennedy and L. O. Chua, “Neural networks for nonlinear programming,” IEEE Trans. Circ. Syst., vol. CAS-35, no. 5, pp. 554-562, May 1985.
7. J. Lazzaro and C. Mead, “Circuit models of sensory transduction in the cochlea,” Analog VLSI Implementation of Neural Systems, Editors: C. Mead and M. Ismail. Boston, MA: Kluwer, 1989, pp. 85-102.
8. H. P. Graf, L. D. Jackel, and W. E. Hubbard, “VLSI implementation of a neural network model,” IEEE Comput. Mag., vol. 21, no. 3, pp. 41-49, Mar. 1988.
9. M. Holler, S. Tarn, H. Castro, and R. Benson, “An electrically trainable artificial neural network (ETANN) with 10240 ‘float gate’ synapses,” IEEE/INNS Int. Joint Conf. Neural Networks Proc, Washington, DC, June 1989, vol. 2, pp. 191-196.
10. B. W. Lee and B. J. Sheu, “A compact and general-purpose neural chip with electrically programmable synapses,” IEEE Cust. Integrat. Circ. Conf. Proc, Boston, MA, May 1990, pp. 26.61-26.6.4.
11. R. J. McEliece, E. C. Posner, E. R. Rodemich, and S. S. Venkatesh, “The capacity of the Hopfield associative memory,” IEEE Trans. Inform. Theory, vol. 33, no. 4, pp. 461-452, July 1987.
12. B. W. Lee and B. J. Sheu, “An investigation on local minima of Hopfield network for optimization circuits,” IEEE Int. Conf. Neural Networks, San Diego, CA, July 1988, vol. I, pp. 45-51.
13. S. Kirkpatrick, C. D. Gelatt, Jr., and M. P. Vecchi, “Optimization by simulated annealing,” Science, vol. 220, no. 4595, pp. 671-650, May 1983.
14. B. W. Lee and B. J. Sheu, “Hardware annealing in electronic neural networks,” IEEE Trans. Circ. Syst., vol. 37, Dec. 1990.
15. B. W. Lee and B. J. Sheu, Hardware Annealing in Analog VLSI Neurocomputing. Boston, MA: Kluwer, 1991.