Exact Algorithms for Output Encoding, State Assignment, and Four-Level Boolean Minimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 1, 1991, Pages 13-27

  Devadas, Srinivas ^a   Newton, A Richard ^b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES, SYMBOLIC--ENCODING; COMPUTER PROGRAMMING--ALGORITHMS; LOGIC DESIGN--APPLICATIONS;

BOOLEAN MINIMIZATION; EXACT ALGORITHMS; OUTPUT ENCODING; SINGLE LOGIC MINIMIZATION STEP; STATE ASSIGNMENT; TWO-LEVEL LOGIC FUNCTIONS;

INTEGRATED CIRCUITS;

EID: 0025844173     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.62788     Document Type: Article

References (26)

1. D. B. Armstrong, “A programmed algorithm for assigning internal codes to sequential machines,” IRE Trans. Electron. Comput., pp. 466–472, Aug. 1962.
2. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang,” MIS: A multiple-level logic optimization system,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062–1081, Nov. 1987.
3. R. K. Brayton, G. D. Hachtel, Curt McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Hingham, MA: Kluwer Academic, 1984.
4. R. K. Brayton and F. Somenzi, “Boolean relations and the incomplete specification of logic networks,” in Proc. VLSI 89, Aug. 1989.
5. A. J. Coppola, “An implementation of a state assignment heuristic,” in Proc. 23rd Design Automation Conf, July 1986, pp. 643–649.
6. M. Dagenais, V. K. Agarwal, and N. Rumin, “McBOOLE: A procedure for exact Boolean minimization,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 229–237, Jan. 1986.
7. S. Devadas, H.-K. T. Ma, A. R. Newton, and A. Sangiovanni-Vincentelli, “MUSTANG: State assignment of finite state machines targeting multi-level logic implementations,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 1290–1300, Dec. 1988.
8. S. Devadas, A. R. Wang, A. R. Newton, and A. Sangiovanni-Vincentelli, “Boolean decomposition in multi-level logic optimization,” J. Solid-State Circuits, pp. 399–408, Apr. 1989.
9. T. A. Dolotta, “The coding of internal states of sequential machines,” IEEE Trans. Electron. Comput., pp. 549–562, Oct. 1964.
10. D. Bostick et al. “The boulder optimal logic design system,” in Proc. Int. Conf. on Computer-Aided Design. Nov. 1987.
11. J. Hartmanis and R. E. Stearns, Algebraic Structure Theory of Sequential Machines Englewood Clifts, NJ: Prentice-Hall, 1966.
12. J. Hartmanis and R. E. Stearns, “Some dangers in the state reduction of sequential machines,” Inform. Cont., pp. 252–260, Sept. 1962.
13. S. J. Hong, R. G. Cain, and D. L. Ostapko, “Mini: A heuristic approach for logic minimization,” IBM J. Res. Develop., pp. 443–458, Sept. 1974.
14. E. Lawler, “An approach to multi-level boolean minimization,” J. ACM, pp. 283–295, 1964.
15. E. J. McCluskey, “Minimization of boolean functions,” Bell Lab. Tech. J., pp. 1417–1444, Nov. 1956.
16. G. de Micheli, “Symbolic design of combinational and sequential logic circuits implemented by two-level macros,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 597–616, Sept. 1986.
17. G. De Micheli, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Optimal state assignment of finite state machines,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 269–285, July 1985.
18. R. Rudell and A. Sangiovanni-Vincentelli, “Exact minimization of multiple-valued functions for PLA optimization,” in Proc. IEEE Int. Conf. on Computer-Aided Design, 1986, pp. 352–355.
19. —, “Multiple-valued minimization for PLA optimization.” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 727–751, Sept. 1987.
20. A. Saldanha and R. H. Katz, “Pla optimization using output encoding,” in Proc. Int. Conf. on Computer-Aided Design, Nov. 1988, pp. 478–481.
21. T. Sasao, “Pla decomposition,” in Proc. MCNC 1987 Logic Synthesis Workshop, May 1987.
22. G. Saucier, M. C. Depaulet, and P. Sicard, “Asyl: A rule-based system for controller synthesis,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1088–1097, Nov. 1987.
23. P. Tison, “Generalization of consensus theory and application to the minimization of boolean functions,” IEEE Trans. Comput., pp. 446–450, Aug. 1967.
24. H. C. Torng, “An algorithm for finding secondary assignments of synchronous sequential circuits,” IEEE Trans. Comput., pp. 416–469, May 1968.
25. W. Wolf, K. Keutzer, and J. Akella, “A kernel finding state assignment algorithm for multi-level logic,” in Proc. 25th Design Automation Conf., June 1988, pp. 433–438.
26. S. Yang and M. Ciesielski, “On the relationship between input encoding and logic minimization,” in Proc. 23rd Hawaii Conf. on System Sciences, Jan. 1990, pp. 377–386.