Optimum and Suboptimum Algorithms for Input Encoding and Its Relationship to Logic Minimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 1, 1991, Pages 4-12

  Yang, Saeyang ^a   Ciesielski, Maciej J ^b  

^a MCNC   (United States)

^b UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES, SYMBOLIC--ENCODING; COMPUTER PROGRAMMING--ALGORITHMS; LOGIC DESIGN--APPLICATIONS; MATHEMATICAL TECHNIQUES--HEURISTIC;

ESSENTIAL PRIME DICHOTOMIES; GRAPH COLORING; INPUT ENCODING; ITERATIVE IMPROVEMENT TECHNIQUE; LOGIC MINIMIZATION; OPTIMUM/SUBOPTIMUM ALGORITHMS;

INTEGRATED CIRCUITS;

EID: 0025794585     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.62787     Document Type: Article

References (22)

1. D. B. Armstrong, “A programmed algorithm for assigning internal codes to sequential machines,” IRE Trans. Electron. Comput., vol. EC-11, pp. 466-472, Aug. 1962.
2. R. K. Brayton, G. D. Hatchel. C. T. McMullen, A. L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Hingham, MA: Kluwer Academic, 1984.
3. M. J. Ciesielski, S. Yang, and M. A. Perkowski, “Multiple-val-ued minimization based on graph coloring,” in Proc. 1989 IEEE Int. Conf. on Computer Design. Oct. 1989; also, in Tech. Rep., TR-89-CSE-4. Dept, of Electrical and Computer Engineering, Univ. of Massachusetts, Amherst. 1989.
4. G. DeMicheli, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Optimal state assignment for finite state machines,” IEEE Trans. Computer-Aided Design. vol. CAD-4, pp. 269–284, July 1985.
5. G. DeMicheli, “Symbolic design of combinational and sequential logic circuits implemented by two-level logic macros,” IEEE Trans. Computer-Aided Design. vol. CAD-5, pp. 597–616, Oct. 1986.
6. S. Devadas, A. R. Wang, A. R. Newton, and A. Sangiovanni-Vincentelli, “Boolean decomposition in multi-level logic optimization.” in IEEE Int. Conf. on Computer-Aided Design, Dig. Tech. Papers, 1988. pp. 290–293.
7. T. A. Dolotta and E. J. McCluskey, “The coding of internal states of sequential circuits,” IRE Trans. Electron. Comput., vol. EC-13, 549–562, Oct. 1964.
8. M. R. Garey and D. S. Johnson. Computer and Intractability, San Francisco, CA: Freeman. 1979.
9. F. J. Hill and G. R. Peterson, Introduction to Switching Theory and Logical Design. New York: Wiley, 1974.
10. S. J. Hong, R. G. Cain and D. L. Ostapko, “MINI: A heuristic approach for logic minimization,” IBM J. Res. Develop., pp. 443–458, Sept. 1974.
11. Z. Kohavi, “Secondary state assignment for sequential machines,” IEEE Trans. Electron. Comput., pp. 193–203, June 1964.
12. Y. S. Kuo, “Generating essential prime implicants for a Boolean function with multiple-valued inputs.” IEEE Trans. Comput., vol. 36, pp. 356–359. Mar. 1987.
13. S. Malik, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, “Encoding symbolic inputs for multi-level logic implementations, in Proc. Int. Workshop on Logic Synthesis, MCNC, May 1989.
14. E. J. McCluskey, “Minimization of Boolean functions,” Bell Syst. Tech. J., vol. 35. pp. 1417–1445. Nov. 1956.
15. M. A. Perkowski and P. Wu, “A new approach to exact minimization of Boolean functions with multiple-valued inputs,” Tech. Rep. 38/1988, DIADES Research Group, Dept, of Electrical Engineering, Portland State Univ., 1988.
16. M. A. Perkowski, P. Wu, and K. A. Pirkl, “Kuai-Exact: A new approach for multi-valued logic minimization in VLSI synthesis,” in Proc. IEEE Int. Symp. on Circuits and Systems, pp. 401–404.
17. R. L. Rudell and A. Sangiovanni-Vincentelli, “Multiple-valued minimization for PLA optimization,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 727–750, Sept. 1987.
18. T. Sasao, “Input variable assignment and output phase optimization of PLA’s,” IEEE Trans. Comput., vol. C-33, pp. 879–894, Oct. 1984.
19. G. Saucier, “State minimization of asynchronous sequential machines using graph techniques,” IEEE Trans. Comput., vol. C-21, pp. 282–288, Mar. 1972.
20. J. H. Tracey, “Internal state assignment for asynchronous sequential machines,” IEEE Trans. Electron. Comput., pp. 551-560, Aug. 1966.
21. T. Villa and A. L. Sangiovanni-Vincentelli, “Algorithms for state assignments for finite state machines for optimal two-level logic implementations,” in Proc. Int. Workshop on Logic Synthesis, MCNC, May 1989.
22. S. Yang and M. J. Ciesielski, “A generalized PLA decomposition with programmable encoder,” in Proc. Int. Workshop on Logic Synthesis, MCNC, May 1989. *