Hector: A Hierarchically Structured Shared-Memory Multiprocessor

Computer

Volumn 24, Issue 1, 1991, Pages 72-79

  Vranesic, Zvonko G ^a   Stumm, Michael ^a   Lewis, David M ^a   White, Ron ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER INTERFACES; COMPUTERS - DATA COMMUNICATION SYSTEMS; DATA TRANSMISSION - PACKET SWITCHING;

HIERARCHICAL COMPUTER; INTER-RING INTERFACE; SHARED-MEMORY MULTIPROCESSOR HECTOR;

COMPUTER SYSTEMS, DIGITAL;

EID: 0025722424     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/2.67196     Document Type: Article

References (10)

1. A. H. Karp, “Programming for Parallelism,” Computer, Vol. 20, No. 5, May 1987, pp, 43–57.
2. J. Dongarra et al., “Special Report: 1989 Gordon Bell Prize,” IEEE Software, Vol. 7, No. 3, May 1990, pp. 100-104, 110.
3. A. Agrawal et al., “APRIL: A Processor Architecture for Multiprocessing,” 17th Int'l Symp. Computer Architectures, 1990, IEEE Computer Soc. Press, Los Alamitos, Calif., Order No. 2047, pp. 104-114.
4. J. R. Goodman and P. J. Woest, “The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor,” 15th Int'l Symp. Computer Architectures, 1988, IEEE Computer Soc. Press, Los Alamitos, Calif., Order No. 861, pp. 422-431.
5. D. Lenoski et al., “The Directory-Based Cache Coherence Protocol for the Dash Multiprocessor,” 17th Int'l Symp. Computer Architectures, 1990, IEEE Computer Soc. Press, Los Alamitos, Calif., Order No. 2047, pp. 148-159.
6. G. F. Pfister et al., “The IBM Research Parallel Processor Prototype,” Proc. Int'l Conf. Parallel Processing, 1985, IEEE Computer Soc. Press, Los Alamitos, Calif., pp. 764-771.
7. R. D. Rettberg et al., “The Monarch Parallel Processor Hardware Design,” Computer, Vol. 23, No. 4, Apr. 1990, pp. 18-30.
8. E. F. Gehringer, D. P. Siewiorek, and Z. Se-gall, Parallel Processing: The Cm Experience, Digital Press, Billerica, Mass., 1987.
9. D. J. Kuck et al., “Parallel Supercomputing Today and the Cedar Approach,” Science, Vol. 23, Feb. 1986, pp. 967-974.
10. S. Owicki and A. Agrawal, “Evaluating the Performance of Software Cache Coherence,” Third Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 1989, IEEE Computer Soc. Press, Los Alamitos, Calif., Order No. 1936, pp. 230-242.