A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain

IEEE Journal of Solid-State Circuits

Volumn 25, Issue 6, 1990, Pages 1379-1384

  Bult, Klaas ^a   Geelen, Govert J G M ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC FILTERS, SWITCHED; INTEGRATED CIRCUITS, CMOS--DESIGN;

ANALOG CIRCUITS; CMOS CIRCUITS; FAST SETTLING OPERATIONAL AMPLIFIER; SWITCHED CAPACITOR CIRCUITS;

AMPLIFIERS, OPERATIONAL;

EID: 0025568946     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.62165     Document Type: Article

References (17)

1. K. Martin and A. S. Sedra, “Effects of the opamp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 822–829, Aug. 1981.
2. T. C. Choi et al., “High-frequency CMOS switched-capacitor filters for communications application,” IEEE J. Solid-State Circuits, vol. SC-18, no. 6, 652–664, Dec. 1983.
3. T. C. Choi and R. W. Brodersen, “Considerations for high-frequency switched-capacitor ladder filters,” IEEE Trans. Circuits Syst., vol. CAS-27, no. 6, pp. 545–552, June 1980.
4. P. W. Li et al., “A ratio-independent algorithmic analog-to-digital conversion technique,” IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 828–836, Dec. 1984.
5. P. Naus et al., “A CMOS stereo 16-bit D/A converter for digital audio,” IEEE J. Solid-State Circuits, vol. SC-22, no. 3, pp. 390–395, June 1987.
6. S. H. Lewis and P. R. Gray, “A pipelined 5-Msample/s 9-bit analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 954–961, Dec. 1987.
7. C. A. Laber and P. R. Gray, “A positive-feedback transconductance amplifier with applications to high-frequency, high-Q CMOS switched-capacitor filters,” IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1370–1378, Dec. 1988.
8. B.-S. Song, “A 10.7-MHz switched-capacitor bandpass filter,” IEEE J. Solid-State Circuits, vol. 24, pp. 320–324, Apr. 1989.
9. M. A. Copeland and J. M. Rabaey, “Dynamic amplifier for MOS technology,” Electron. Lett., vol. 15, pp. 301–302, May 1979.
10. B. J. Hosticka, “Dynamic CMOS amplifiers,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 887–894, Oct. 1980.
11. M. G. Degrauwe, J. Rijmenants, E. A. Vittoz, and H. J. DeMan, “Adaptive biasing CMOS amplifiers,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 522–528, June 1982.
12. H. Ohara et al., “A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 930–938, Dec. 1987.
13. S. Wong and C. A. T. Salama, “Impact of scaling on MOS analog performance,” IEEE J. Solid-State Circuits, vol. SC-18, no. 1, pp. 106–114, Feb. 1983.
14. B. J. Hosticka, “Improvement of the gain of MOS amplifiers,” IEEE J. Solid-State Circuits, vol. SC-14, no. 6, pp. 1111–1114, Dec. 1979.
15. E. Sackinger and W. Guggenbuhl, “A high-swing, high-impedance MOS cascode circuit,” IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 289–298, Feb. 1990.
16. H. C. Yang and D. J. Allstot, “An active-feedback cascode current source,” IEEE Trans. Circuits Syst., vol. CAS-37, no. 5, pp. 644–646, May 1990.
17. B. Y. Kamath, R. G. Meyer, and P. R. Gray, “Relationship between frequency response and settling time of operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 347–352, Dec. 1974.