Self-Aligned Flip-Chip Assembly of Photonic Devices with Electrical and Optical Connections

IEEE Transactions on Components, Hybrids, and Manufacturing Technology

Volumn 13, Issue 4, 1990, Pages 780-786

  Wale, Michael J ^a   Edge, Colin ^a  

^a Plessey Research Caswell   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED OPTICS; OPTOELECTRONIC DEVICES;

ASSEMBLY TECHNIQUES; ELECTRICAL CONNECTIONS; INTEGRATED OPTICAL CIRCUITS; OPTICAL CONNECTIONS; PHOTONIC DEVICES; SELF ALIGNED FLIPCHIP ASSEMBLY;

INTEGRATED CIRCUITS;

EID: 0025550651     PISSN: 01486411     EISSN: None     Source Type: Journal    
DOI: 10.1109/33.62593     Document Type: Article

References (16)

1. P. J. Duthie, M. J. Wale, and I. Bennion, “Size, transparency and control in optical switch fabrics: A 16 × 16 single chip array in lithium niobate and its applications,” presented at Int. Topical Meeting on Photonic Switching, Kobe, Japan, Apr. 12–14, 1990, paper 13A-3.
2. M. J. Wale, C. Edge, F. A. Randle, and D. J. Pedder, “A new self-aligned technique for the assembly of integrated optical devices with optical fibre and electrical interfaces,” in Proc. 15th European Conf. Optical Communications, Gothenburg, Sweden, Sept. 10–14, 1989, pp. 368–371.
3. L. F. Miller, “Controlled collapse reflow chip joining,” IBM J. Res. Develop., pp. 239–250, May 1969.
4. L. S. Goldman and P. A. Totta, “Area array solder interconnections for VLSI,” Solid-State Technol., pp. 91–97. June 1983.
5. D. J. Pedder “Flip chip solder bonding for microelectronic applications.” in Proc. BABS Int. Conf. on High Technology Joining, Brighton, U.K., Nov. 1987; also Hybrid Circuits, vol. 15, pp. 4–7, 1988.
6. R. Watton, J. D. Green, C. L. Chitty, D. J. Pedder, S. G. Porter, and J. N. Gooding, in Proc. SPIE. vol. 588, 1985.
7. M. J. Goodwin, C. J. G. Kirkby, A.D. Parsons, I. Bennion, and W. J. Stewart “8 × 8 element hybridised PLZT/silicon spatial light modulator array,” Electron. Lett., vol. 25, pp. 1260–1261, 1989.
8. R. A. C. Bache, P. A. Burdett, K. L. Pickering, A. D. Parsons, and D. J. Pedder, “Bond design and alignment in flip chip solder bonding,” in Proc. 8th IEPS Conf., Dallas, U.S.A., Nov. 1988.
9. T. Hayashi and T. Ohsaki, “Accurate optical coupling using solder bump bonding,” Institute of Electronics, Information and Communications Engineers of Japan, ref. S9-6, p. 2–338, 1986 (in Japanese).
10. R. T. Howard, “Optimization of indium-lead alloys for controlled collapse chip connection application,” IBM J. Res. Develop., vol. 26. no. 3, pp. 372–378, 1982.
11. K. Mizuishi and T. Mori “Thermal stability of various ball-limited-metal systems under solder bumps,” IEEE Trans. Comp. Hybrids, Manuf. Technol., vol. 11, pp. 481–484, 1988.
12. P. Lin, J. Lee, and S. Im, “Design considerations for a flip chip joining technique,” Solid-State Technol., pp. 48–54, July 1970.
13. K. C. Norris and A. H. Landzberg, “Reliability of controlled collapse interconnections,” IBM J. Res. Develop., pp. 266–271, May 1969.
14. W. E. Blanz, J. L. C. Sanz, and E. B. Hinkle, “Image analysis methods for solder ball inspection in integrated circuit manufacturing,” in Proc. IEEE Int. Conf. Robotics and Automation, Raleigh, NC, Mar. 30–Apr. 3, 1987, pp. 509–514.
15. R. Ray, “Automated visual inspection of solder bumps,” AT&T Tech. J., vol. 67, no. 2, pp. 47–60, 1988.
16. K. E. Petersen, “Silicon as a mechanical material,” Proc. IEEE, vol. 70, pp. 420–457, 1982.