Simulation of Mixed Switched-Capacitor/Digital Networks with Signal-Driven Switches

IEEE Journal of Solid-State Circuits

Volumn 25, Issue 6, 1990, Pages 1403-1413

  Fang, San Chin ^b   Tsividis, Yannis P ^a  

^a Och Spine at New York Presbyterian Hospitals   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, HYBRID; INTEGRATED CIRCUITS, VLSI; SIMULATORS;

HYBRID CIRCUITS; SWITCHED CAPACITOR DIGITAL NETWORKS; TRANSIENT ANALYSIS; VLSI CIRCUITS;

ELECTRONIC CIRCUITS;

EID: 0025542703     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.62168     Document Type: Article

References (37)

1. K. Martin “Non-filtering applications of switched-capacitor circuits: A tutorial overview emphasizing technological constraints,” in Proc. IEEE Int. Symp. Circuits Syst. (Montreal, Canada), May 1984, 162–165.
2. B. J. Hosticka, W. Brockherde, U. Kleine, and R. Schweer, “Design of nonlinear analog switched-capacitor circuits using building blocks,” IEEE Trans. Circuits Syst., vol. CAS-31, no. 4, pp. 345–368, Apr. 1984.
3. B. J. Hosticka, W. Brockherde, U. Kleine, and G. Zimmer, “Switched-capacitor FSK modulator and demodulator in CMOS technology,” IEEE J. Solid-State Circuits, vol. SC-19, no. 3, pp. 389–396, June 1984.
4. Y. Tsividis and P. Antognetti, Eds., Design of MOS VLSI Circuits for Telecommunications. Englewood Cliffs, NJ: Prentice-Hall, 1985.
5. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
6. Y. Tsividis and D. Anastassiou, “Switched capacitor neural networks,” Electron. Lett., vol. 23, pp. 958–959, Aug. 27, 1987.
7. A. Rodriguez-Vazquez, A. Rueda, J. L. Huertas, and R. Dominguez-Castro, “Switched-capacitor neural networks for linear programming,” Electron. Lett., vol. 24, pp. 496–498, Apr. 14, 1988.
8. S. R. Norsworthy and I. G. Post, “A 13-bit, 160 kHz sigma-delta A/D converter for ISDN,” in Proc. IEEE 1988 CICC (Rochester, NY), May 1988, 21.3.1-21.3.4.
9. Y. Horio, S. Nakamura, H. Miyasaka, and H. Takase, “Speech recognition network with SC neuron-like components,” in Proc. IEEE Int. Symp. Circuits Syst. (Espoo, Finland), June 1988, pp. 495–498.
10. T. Bernard, P. Garda, A. Reichart, B. Zavidovique, and F. Devos, “Design of a half-toning integrated circuit based on analog quadratic minimization by nonlinear multistage switched capacitor network,” in Proc. IEEE Int. Symp. Circuits Syst. (Espoo, Finland), June 1988, pp. 1217–1220.
11. J. E. Hansen, J. K. Skelton, and D. J. Allstot, “A time-multiplexed switched-capacitor circuit for neural network applications,” in Proc. IEEE Int. Symp. Circuits Syst. (Portland, OR), May 1989, pp. 2177–2180.
12. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Electron. Res. Lab., Univ. of Calif., Berkeley, Rep., ERL-M520, May 1975.
13. W. T. Weeks et al., “Algorithms for ASTAP—A network-analysis program,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 628–634, Nov. 1973.
14. Y. P. Tsividis, “Analysis of switched capacitive networks,” IEEE Trans. Circuits Syst., vol. CAS-26, no. 11, pp. 935–947, Nov. 1979.
15. H. De Man, J. Rabaey, G. Arnout, and J. Vandewalle, “Practical implementation of a general computer aided design technique for switched capacitor circuits,” IEEE J. Solid-State Circuits, vol. SC-15, no. 2, 190–200, Apr. 1980.
16. J. Vandewalle, H. J. De Man, and J. Rabaey, “Time, frequency, and z-domain modified nodal analysis of switched-capacitor networks,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 187–195, Mar. 1981.
17. R. D. Davis, “Computer analysis of switched capacitor filters including sensitivity and distortion effects,” Ph.D. dissertation, Dept. Elect. Eng., University of Illinois, Urbana, Oct. 1981.
18. S. C. Fang, Y. P. Tsividis, and O. Wing, “SWITCAP: A switched-capacitor network analysis program. Part I: Basic features,” IEEE Circuits Syst. Mag., vol. 5, no. 3, pp. 4–10, Sept. 1983.
19. S. C. Fang, Y. P. Tsividis, and O. Wing, “SWITCAP: A switched-capacitor network analysis program. Part II: advanced features,” IEEE Circuits Syst. Mag., vol. 5, no. 4, pp. 41–46, Dec. 1983.
20. S. C. Fang, Y. P. Tsividis, and O. Wing, “Time-and frequency-domain analysis of linear switched-capacitor networks using state charge variables,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 651–661, Oct. 1985.
21. J. Vlach, K. Singhal, and M. Vlach, “Computer oriented formulation of equations and analysis of switched-capacitor networks,” IEEE Trans. Circuits Syst., vol. CAS-31, no. 9, pp. 753–765, Sept. 1984.
22. K. Suyama and S. C. Fang, “Efficient state charge variable analysis of group delay and sensitivity for switched capacitor networks,” in Proc. 29th Midwest Symp. CAS (Lincoln, NE), Aug. 1986, pp. 789–792.
23. K. Suyama, “Analysis, simulation, and application of linear and nonlinear switched-capacitor and mixed switched-capacitor/dig-ital networks,” Ph.D. dissertation, Columbia Univ., New York, NY, 1989.
24. G. Arnout and H. J. De Man, “The use of threshold functions and boolean-controlled network elements for macromodeling of LSI circuits,” IEEE J. Solid-State Circuits, vol. SC-13, no. 3, pp. 326–332, June 1978.
25. Z. Masńaay, Z. Oliva, and H. Mann, “DAVID5-—A program for programmable analog-digital system simulation,” in Proc. ECCTD (Prague, Czechoslovakia), Sept. 1985, pp. 121–124.
26. J. Buddefeld, P. Richert, W. Brockherde, B. J. Hosticka, and G. Zimmer, “CAD tools for the design and analysis of switched-capacitor networks,” in Proc. ESSCIRC (Delft, The Netherlands), Sept. 1986, 140–142.
27. E. S. Lee and T. F. Fang, “A mixed-mode analog-digital simulation methodology for full custom designs,” in Proc. IEEE 1988 CICC (Rochester, NY), May 1988, pp. 3.5.1-3.5.4.
28. E. L. Acuna, J. P. Dervenis, A. J. Pagones, F. L. Yang, and R. A. Saleh, “Simulation techniques for mixed analog/digital circuits.” IEEE J. Solid-State Circuits, vol. 25, pp. 353–363, Apr. 1990.
29. R. Saleh, “Iterated timing analysis and SPLICE 1,” M.S. thesis, Dept. Elec. Eng. Computer Sci., Univ. of Calif., Berkeley, June 1983.
30. M. A. Copeland, G. P. Bell, and T. A. Kwasniewski, “A mixed-mode sampled-data simulation program,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1098–1105, Dec. 1987.
31. Y. P. Tsividis, P. R. Gray, D. A. Hodges, and J. Chacko, Jr., “A segmented p -255 law PCM voice encoder utilizing NMOS technology,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 740–747, Dec. 1976.
32. B. E. Boser and B. A. Wooley, “The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 23, 1298–1308, Dec. 1988.
33. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE Trans. Circuits Syst., vol. CAS-33, no. 2, pp. 125–140, Feb. 1986.
34. K. C. Chao, “Limitations of interpolative modulators for oversampling A/D converters,” M.S. thesis, Mass. Inst. Technol., Cambridge, 1988.
35. R. P. Lippman, “An introduction to computing with neural nets,” IEEE ASSP Mag., pp. 4–20, Apr. 1987.
36. K. Suyama, S. C. Fang, and Y. P. Tsividis, “Simulation methods for mixed switched-capacitor/digital networks,” to be published.
37. T. Cataltepe, private communication, 1990.