Synchronization in Digital System Design

IEEE Journal on Selected Areas in Communications

Volumn 8, Issue 8, 1990, Pages 1404-1419

  Messerschmitt, David G ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONIC CIRCUITS, DIGITAL--SYNCHRONIZATION; INTEGRATED CIRCUITS, VLSI--DESIGN;

DIGITAL SYSTEM DESIGN; INTERCONNECT DELAY; SYNCHRONIZATION TECHNIQUES; VLSI DESIGN;

DIGITAL COMMUNICATION SYSTEMS;

EID: 0025502944     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.62819     Document Type: Article

References (20)

1. M. Hatamian, L. A. Hornak, T. E. Little, S. K. Tewksbury, and P. Franzon, “Fundamental interconnection issues,” AT&T Tech. J., vol. 66, p. 134, July 1987.
2. D. G. Messerschmitt, “Digital communication in VLSI design,” in Proc. 23rd Asilomar Conf. Signals, Syst. Comput., Oct. 1989.
3. E. A. Lee and D. G. Messerschmitt, Digital Communication. Norwell, MA: Kluwer Academic, 1988.
4. T. J. Chaney and C. E. Molnar, “Anomalous behavior of synchronizer and arbiter circuits,” IEEE Trans. Comput., vol. C-22, p. 421, Apr. 1973.
5. G. H. Bennett, “Pulse code modulation and digital transmission,” Marconi Instruments, Apr. 1978.
6. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
7. D. Wong, G. De Micheli, and M. Flynn, “Designing high-performance digital circuits using wave pipelining,” IEEE ICCAD-89 Dig. Tech. Papers, Nov. 1989.
8. M. Hatamian and G. L. Cash, “Parallel bit-level pipelined VLSI designs for high-speed signal processing,” Proc. IEEE, vol. 75, p. 1192, Sept. 1987.
9. M. Hatamian, “Understanding clock skew in synchronous systems,” in Concurrent Computations, S. C. Schwartz, Ed. New York: Plenum, 1988.
10. T. Meng, R. W. Brodersen, and D. G. Messerschmitt, “Asynchronous logic synthesis for signal processing from high-level specifications,” IEEE ICCAD 87Dig. Tech. Papers, Nov. 1987.
11. T. Meng, G. Jacobs, R. Brodersen, and D. Messerschmitt, “Implementation of high sampling rate adaptive filters using asynchronous design techniques,” in Proc. IEEE Workshop VLSI Signal Processing, Nov. 1988.
12. T. Meng and D. G. Messerschmitt, “Automatic synthesis of asynchronous circuits from high-level specifications,” IEEE Trans. Comput. Aided Design, accepted for publication.
13. W. Nix, “A system for synchronous data transmission over a line of arbitrary delay,” M.S. Project Report, U.C. Berkeley, 1981.
14. P. Bassett, L. Glasser, and R. Rettberg, Dynamic Delay Adjustment: A Technique for High-Speed Asynchronous Communication. Cambridge, MA: M.I.T. Press, 1986.
15. P. Bassett, “A high-speed asynchronous communication technique for MOS VLSI systems,” Mass. Inst. Technol., Dec. 1985.
16. T. Meng, G. Jacobs, R. Brodersen, and D. Messerschmitt, “Asynchronous processor design for digital signal processing,” in Proc. IEEE Int. Conf. ASSP, Apr. 1988.
17. M. Ilovich, “High performance programmable DSP architectures,” Ph.D. dissertation, Univ. Calif., Apr. 1988.
18. K. Parhi and D. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters, Part I: Pipelining using scattered look-ahead and decomposition,” IEEE Trans. Acoust., Speech, Signal Processing, July 1989.
19. E. A. Lee and D. G. Messerschmitt, “A coupled hardware and software architecture for programmable digital signal processors, Part I: Hardware,” IEEE Trans. Acoust., Speech, Signal Processing, Sept. 1987.
20. D. G. Messerschmitt and M.-K. Liu, “A fixed transition coding for high speed timing recovery in fiber optics networks,” in Proc. IEEE Int. Conf. Commun., June 1987.