NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 9, Issue 9, 1990, Pages 905-924

  Villa, Tiziano ^a   Sangiovanni Vincentelli, Alberto ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATA THEORY--FINITE AUTOMATA; CODES, SYMBOLIC--ENCODING; COMPUTER METATHEORY--MANY VALUED LOGICS; LOGIC CIRCUITS, COMBINATORIAL; OPTIMIZATION;

COMBINATORIAL OPTIMIZATION; CONTROL LOGIC ENCODING; FINITE STATE MACHINE; LOGIC MINIMIZATION; OPTIMAL TWO-LEVEL LOGIC; PLA OPTIMIZATION;

LOGIC DESIGN;

EID: 0025489532     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.59068     Document Type: Article

References (20)

1. J. Hartmanis, “On the state assignment problem for sequential machines—1,” IRE Trans. Elect. Comput., vol. EC-10, pp. 157–165, June 1961.
2. R. E. Stearns and J. Hartmanis, “On the state assignment problem for sequential machines—2,” IRE Trans. Elect. Comput., vol. EC-10, pp. 593–603, Dec. 1961.
3. D. B. Armstrong, “A programmed algorithm for assigning internal codes to sequential machines,” IRE Trans. Elect. Comput., vol. EC-11, pp. 466–472, Aug. 1962.
4. R. Karp, “Some techniques for state assignment for synchronous sequential machines,” IEEE Trans. Elect. Comput., vol. EC-13, pp. 507–518, Oct. 1964.
5. T. A. Dolotta and E. G. McCluskey, “The coding of internal states of sequential machines,” IEEE Trans. Elect. Comput., vol. EC-13, pp. 549–562, Oct. 1964.
6. G. Saucier, “State assignment of asynchronous sequential machines using graph techniques,” IEEE Trans. Comput., vol. C-21, pp. 282– 288, Mar. 1972.
7. G. De Micheli, A. Sangiovanni-Vincentelli, and T. Villa, “Computer-aided synthesis of PLA-based finite state machines,” presented at ICCAD, Sept. 1983.
8. R. K. Brayton, G. D. Hachtel, C. T. McMullen and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. New York: Kluwer Academic, 1984.
9. G. De Micheli, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Optimal state assignment for finite state machines,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 269–284, July 1985.
10. G. De Micheli, “Symbolic design of combinational and sequential logic circuits implemented by two-level logic macros,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 597–616, Oct. 1986.
11. T. Villa, “Constrained encoding in hypercubes: Algorithms and applications to logical synthesis,” Memo UCB/ERL M87/37, Univ. California, Berkeley, May 1987.
12. S. Devadas, H. T. Ma, A. R. Newton, and A. Sangiovanni-Vincentelli, “MUSTANG: State assignment of finite state machines for optimal multi-level logic implementations,” presented at ICCAD, Nov. 1987.
13. G. Saucier, M. Crastes de Paulet, and P. Sicard, “ASYL: A rule-based system for controller synthesis,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1088–1097, Nov. 1987.
14. A. Saldanha, “Pia optimization using output encoding,” U.C. Berkeley Master's Rep., Aug. 1988.
15. T. Villa, “NOVA,” User's manual, Univ. California, Berkeley, Oct. 1988.
16. S. Devadas and R. Newton, “Exact algorithms for output encoding, state assignment and four-level Boolean minimization,” Memo UCB/ERL M89/8, Univ. California, Berkeley, Feb. 1989.
17. A. Saldanha and T. Villa, “Symbolic minimization revisited,” to be published.
18. —, “Output encoding for optimal state assignment of finite state machines,” to be published.
19. W. Wolf, K. Keutzer, and J. Akella, “Addendum to ‘A kernel-finding state assignment algorithm for multi-level logic’,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 925–927, Aug. 1989.
20. T. Villa and A. Sangiovanni-Vincentelli, “Algorithms for state assignment.of finite state machines for optimal two-level logic implementations,” in Proc. Int. Workshop on Logic Synthesis, May 1989.