The Implementation of a Reduced-Field Profile Design for High-Performance Bipolar Transistors

IEEE Electron Device Letters

Volumn 11, Issue 8, 1990, Pages 336-338

  Lu, Pong Fei ^a   Comfort, James H ^a   Tang, Denny D ^a   Meyerson, B S ^a   Sun, J Y C ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES - DESIGN;

ADVANCED BIPOLAR DEVICES;

TRANSISTORS, BIPOLAR;

EID: 0025477978     PISSN: 07413106     EISSN: 15580563     Source Type: Journal    
DOI: 10.1109/55.57926     Document Type: Article

References (13)

1. P. M. Solomon and D. D. Tang, “Bipolar circuit scaling,” in 1979 ISSCC Dig. Tech. Papers, p. 86.
2. P.-F. Lu and T.-C. Chen, “Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors,” IEEE Trans. Electron. Devices, vol. 36, pp. 1182–1188, 1989.
3. K. Sakui et al., “A new static memory cell based on the reverse base current effect of bipolar transistors,” IEEE Trans. Electron Devices, vol. 36, p. 1215, June 1989.
4. H. Ishiuchi, N. Tamba, J. D. Shott, C. J. Knorr, and S. S. Wong, “Hot-electron-induced minority carrier generation in bipolar junction transistors,” in 1989 IEDM Tech. Dig., pp. 803–806.
5. D. D. Tang and P.-F. Lu, “A reduced-field design concept for high-performance bipolar transistors,” IEEE Electron Device Lett., vol. 10, no. 2, p. 67, 1989.
6. J. M. Early, “p-n-i-p and n-p-i-n junction transistor triodes,” Bell Syst. Tech. J., vol. 33, p. 517, 1954.
7. S. Konaka, E. Yamamoto, K. Sakuma, Y. Amemiya, and T. Sadai, “A 20-pS Si bipolar IC using advanced self-aligned process technology with collector ion implantation,” IEEE Trans. Electron Devices, vol. 36, p. 1370, July 1989.
8. B. S. Meyerson, “Low-temperature silicon epitaxy by ultrahigh vaccum/chemical vapor deposition,” Appl. Phys. Lett., vol. 48, pp. 797–799, Mar. 1986.
9. J. H. Comfort et al., “A 26 ps self-aligned epitaxial silicon base bipolar technology,” to be presented at the 1990 VLSI Symp.
10. S. E. Laux and W. Lee, “Collector signal delay in the presence of velocity overshoot,” IEEE Electron Device Lett., vol. 11, no. 4, p. 174, 1990.
11. S. E. Laux and B. M. Grossman, “A general control-volume formulation for modeling impact ionization in semiconductor transport,” IEEE Trans. Electron Devices, vol. ED-32, no. 10, pp. 2076– 2081, Oct. 1985.
12. C. R. Crowell and S. M. Sze, “Temperature dependence of avalanche multiplication in semiconductors,” Appl. Phys. Lett., vol. 9, no. 6, p. 242, 1966.
13. C. G. Hwang and R. W. Dutton, “Substrate current model for submicrometer MOSFET's based on mean free path analysis,” IEEE Trans. Electron Devices, vol. 36, no. 7, pp. 1348–1354, July 1989.