PCM Telephony: Reduced Architecture for a D/A Converter and Filter Combination

IEEE Journal of Solid-State Circuits

Volumn 25, Issue 4, 1990, Pages 987-996

  Senderowicz, Daniel ^a   Nicollini, Germano ^b   Confalonieri, Pierangelo ^b   Crippa, Carlo ^b   Dallavalle, Carlo ^b  

^a SynchroDesign Inc ^*  (United States)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS, OPERATIONAL; DATA CONVERSION, DIGITAL TO ANALOG; ELECTRIC FILTERS, LOW PASS; PULSE CODE MODULATION;

INTERPOLATION FILTER; LINE-DRIVER AMPLIFIER; PCM DECODER; PCM TELEPHONY; POWER-SUPPLY REJECTION RATIO; SIN X/X DISTORTION;

TELEPHONE EQUIPMENT;

EID: 0025476960     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.58291     Document Type: Article

References (15)

1. J. L. McCreary and P. R. Gray, “All-MOS charge redistribution analog-to-digital conversion techniques—Part 1,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 371–379, Dec. 1975.
2. B.-S. Song and P. R. Gray, “A precision curvature-compensated CMOS bandgap reference,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 634–643, Dec. 1983.
3. R. J. Widlar, “New developments in IC voltage regulators,” IEEE J. Solid-State Circuits, vol. SC-6, pp. 2–7, Feb. 1971.
4. D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim, and C. A. Laber, “A family of differential NMOS analog circuits for a PCM codec filter chip,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1014–1023, Dec. 1982.
5. P. R. Gray, D. Senderowicz, H. Ohara, and B. M. Warren, “A single-chip NMOS dual channel filter for PCM telephony applications,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 981–991, Dec. 1979.
6. A. S. Sedra and P. O. Bracket, “The design of reactive ladder filters,” in Filter Theory and Design: Active and Passive. Champaign, IL; Matrix, 1978, pp. 275–388.
7. K. Doganis and R. W. Dutton, SUXES: Stanford University Extractor of Model Parameters, Stanford Univ., Stanford, CA, Int. Tech. Rep., Nov. 1982.
8. DINAP: A Digital Network Analysis Program, Dept. of Elec. Eng. and Comput. Sci., Purdue Univ., Lafayette, IN, 1978.
9. D. Senderowicz, FLOP: Filter Optimization Program — Users Manual, SyncroDesign Inc., Berkeley, CA, 1989.
10. W. M. Snelgrove and R. H. Allen, FILTOR2—Users Manual, Dept. of Elec. Eng., Univ. of Toronto, Toronto, Ont., Canada, 1986.
11. J. A. Guinea and D. Senderowicz, “A differential narrow-band switched capacitor filtering technique,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1029–1038, Dec. 1982.
12. G. Nicollini, P. Confalonieri, and D. Senderowicz, “A fully differential sample-and-hold circuit for high-speed applications,” IEEE J. Solid-State Circuits, vol. 24, pp. 1461–1465, Oct. 1989.
13. T. C. Choi et al., “High-frequency CMOS switched-capacitor filters for communications application,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 652–664, Dec. 1983.
14. D. Senderowicz, G. Nicollini, P. Confalonieri, and C. Crippa, “Reduced architecture for D/A converter and interpolation-filter combinations,” in Proc. IEEE 21st Asilomar Conf. Signals, Systems & Computers, Nov. 1987, pp. 976, 979.
15. G. Nicollini and D. Senderowicz, “Internal fully differential operational amplifier for CMOS integrated circuits,” U.S. Patent 918101, June 1987.