메뉴 건너뛰기




Volumn 9, Issue 5, 1990, Pages 500-511

A Genetic Approach to Standard Cell Placement Using Meta-Genetic Parameter Optimization

Author keywords

[No Author keywords available]

Indexed keywords

GENETIC ENGINEERING--TECHNOLOGY TRANSFER; INTEGRATED CIRCUITS--COMPUTER AIDED DESIGN; MATHEMATICAL TECHNIQUES--OPERATORS; OPTIMIZATION; PROBABILITY;

EID: 0025430950     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.55180     Document Type: Article
Times cited : (118)

References (24)
  • 2
    • 84941510837 scopus 로고
    • Bit-map crossover based genetic algorithm for macro-cell placement
    • Tech. Rep., CRL-TR-10-89, Dep. Elect. Eng. Comput. Sci., Univ. of Michigan
    • H. Chang and P. Mazumder “Bit-map crossover based genetic algorithm for macro-cell placement” Tech. Rep., CRL-TR-10-89, Dep. Elect. Eng. Comput. Sci., Univ. of Michigan, 1989.
    • (1989)
    • Chang, H.1    Mazumder, P.2
  • 3
    • 0021455306 scopus 로고
    • Module placement based on resistive network optimization
    • July
    • C. Cheng and E. Kuh “Module placement based on resistive network optimization,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 218–225, July 1984.
    • (1984) IEEE Trans. Computer-Aided Design , vol.CAD-3 , pp. 218-225
    • Cheng, C.1    Kuh, E.2
  • 4
    • 84941487970 scopus 로고
    • Genie technical report
    • Dep. Comput. Sci., Univ. of Virginia
    • J. P. Cohoon, W. D. Paris “Genie technical report,” Dep. Comput. Sci., Univ. of Virginia, 1986.
    • (1986)
    • Cohoon, J.P.1    Paris, W.D.2
  • 5
    • 0023532206 scopus 로고
    • Parallel techniques for chip placement by simulated annealing on shared memory systems
    • F. Darema, S. Kirkpatrick, and V. A. Norton “Parallel techniques for chip placement by simulated annealing on shared memory systems,” in Proc. IEEE Int. Conf. on Computer Design, pp. 87–90, 1987.
    • (1987) Proc. IEEE Int. Conf. on Computer Design , pp. 87-90
    • Darema, F.1    Kirkpatrick, S.2    Norton, V.A.3
  • 8
    • 0021784846 scopus 로고
    • A procedure for placement of standard-cell VLSI circuits
    • Jan.
    • A. E. Dunlop and B. W. Kernighan “A procedure for placement of standard-cell VLSI circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 92–98, Jan. 1985.
    • (1985) IEEE Trans. Computer-Aided Design , vol.CAD-4 , pp. 92-98
    • Dunlop, A.E.1    Kernighan, B.W.2
  • 11
    • 0019478261 scopus 로고
    • An efficient algorithm for the two-dimensional placement problem in electrical circuit layout
    • Jan.
    • S. Goto “An efficient algorithm for the two-dimensional placement problem in electrical circuit layout,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 12–18, Jan. 1981.
    • (1981) IEEE Trans. Circuits Syst. , vol.CAS-28 , pp. 12-18
    • Goto, S.1
  • 13
    • 0022559425 scopus 로고
    • Optimization of control parameters for genetic algorithms
    • Jan./Feb.
    • J. J. Grefenstette “Optimization of control parameters for genetic algorithms,” IEEE Trans. Systems, Man, Cybernet., vol. SMC-16, Jan./Feb. 1986.
    • (1986) IEEE Trans. Systems, Man, Cybernet. , vol.SMC-16
    • Grefenstette, J.J.1
  • 15
    • 0023211421 scopus 로고
    • Performance of a parallel algorithm for standard cell placement on the Intel hypercube
    • M. Jones and P. Bannerjee “Performance of a parallel algorithm for standard cell placement on the Intel hypercube,” in Proc. Design Automation Conf., 1987.
    • (1987) Proc. Design Automation Conf.
    • Jones, M.1    Bannerjee, P.2
  • 16
    • 26444479778 scopus 로고
    • Optimization by simulated annealing
    • May 13
    • S. Kirkpatrick, C. D. Gelatt and M. P. Vecchi “Optimization by simulated annealing,” Sci., vol. 220, no. 4598, pp. 671–680, May 13, 1983.
    • (1983) Sci. , vol.220 , Issue.4598 , pp. 671-680
    • Kirkpatrick, S.1    Gelatt, C.D.2    Vecchi, M.P.3
  • 17
    • 84941495393 scopus 로고
    • Placement by simulated evolution
    • M.S. thesis. Coordinated Science Lab, College of Engr., Univ. of Illinois at Urbana-Champaign, June
    • R. M. Kling “Placement by simulated evolution,” M.S. thesis. Coordinated Science Lab, College of Engr., Univ. of Illinois at Urbana-Champaign, June 1987.
    • (1987)
    • Kling, R.M.1
  • 18
    • 0023383256 scopus 로고
    • Placement by simulated annealing on a multiprocessor
    • June
    • S. A. Kravitz and R. A. Rutenbar “Placement by simulated annealing on a multiprocessor,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 534–549, June 1987.
    • (1987) IEEE Trans. Computer-Aided Design , vol.CAD-6 , pp. 534-549
    • Kravitz, S.A.1    Rutenbar, R.A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.