Optimization Of Resurf Ldmos Transistors: An Analytical Approach

IEEE Transactions on Electron Devices

Volumn 37, Issue 3, 1990, Pages 789-796

  Parpia, Zahir ^a   Salama, C Andre T ^b  

^a DALSA Corporation   (Canada)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION--APPLICATIONS;

BREAKDOWN VOLTAGE; LATERAL DOUBLE DIFFUSED MOS TRANSISTOR (LDMOS); RESURF LDMOS TRANSISTORS; THICK/THIN EPITAXIAL LAYERS; TWO-DIMENSIONAL SIMULATION;

TRANSISTORS;

EID: 0025403853     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.47787     Document Type: Article

References (16)

1. J. D. Plummer and J. D. Meindl, “A monolithic 200 V CMOS analog switch,” IEEE J. Solid-State Circuits, Vol. SC-11, pp. 809-817, 1976.
2. J. A. Appels and H. M. J. Vaes, “High voltage thin layer devices (RESURF devices),” in IEDM Tech. Dig., 1979, pp. 238-241.
3. S. Colak, “Effects of drift region parameters on the static properties of power LDMOST,” IEEE Trans. Electron Devices, Vol. ED-28, pp. 1455-1466, 1981.
4. M. D. Pocha and R. W. Dutton, “A computer-aided design model for high-voltage double diffused MOS (DMOS) transistors,” IEEE J. Solid-State Circuits, Vol. SC-11, pp. 718-726, 1976.
5. A. Rusu and C. Bulucea, Deep-depletion breakdown voltage of silicon-dioxide/silicon MOS capacitors,” IEEE Trans. Electron Devices, Vol. ED-26, pp. 201-205, 1979.
6. V. P. O'Neil and P. G. Alonas, “Relation between oxide thickness and the breakdown voltage of a planar junction with field relief electrode,” IEEE Trans. Electron Devices, Vol. ED-26, pp. 1098-1100, 1979.
7. K.-P. Brieger, E. Falck, and W. Gerlach, “The contour of an optimal field plate-An analytical approach,” IEEE Trans. Electron Devices, Vol. 35, pp. 684-688, 1988.
8. F. Conti and M. Conti, “Surface breakdown in silicon planar diodes equipped with field plate,” Solid-State Electron., Vol. 15, 1972.
9. M. R. Pinto, C. S. Rafferty, H. R. Yeager, and R. W. Dutton, “PISCES-IIB,” Stanford Electronics Lab., Dept. of Electrical Eng., Stanford Univ., 1985.
10. R. Van Overstraeten and H. De Man, “Measurement of the ionization rates in diffused silicon p-n junctions,” Solid-State Electron., Vol. 13, 1970.
11. Z. Parpia, J. G. Mena, and C. A. T. Salama, “A novel CMOS-compatible high-voltage transistor,” IEEE Trans. Electron Devices, Vol. ED-33, pp. 1948-1952, Dec. 1986.
12. T. Okabe, I. Yoshida, S. Ochi, S. Nishida, and M. Nigata, “A complementary pair of planar-power MOSFET's,” IEEE Trans. Electron Devices, Vol. ED-27, pp. 334-339, 1980.
13. S. K. Ghandhi, Semiconductor Power Devices. New York: Wiley, 1977.
14. Z. Parpia, C. A. T. Salama, and R. A. Hadaway, “A CMOS-compatible high-voltage IC process,” IEEE Trans. Electron Devices, Vol. 35, Oct. 1988.
15. J. G. Mena and C. A. T. Salama, “High-voltage multiple-resistivity drift-region LDMOS,” Solid-State Electron., Vol. 29, pp. 647-656, 1986.
16. K. J. Binns and P. J. Lawrence, Analysis and Computation of Electric and Magnetic Field Problems. New York: Pergamon, 1973.