Table-Based Simulation of Delta-Sigma Modulators

IEEE Transactions on Circuits and Systems

Volumn 37, Issue 3, 1990, Pages 447-451

  Bishop, Richard J ^a   Paulos, John J ^a   Steer, Michael B ^a   Ardalan, Sasan Houston ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DELTA MODULATION; MATHEMATICAL TECHNIQUES--DIFFERENCE EQUATIONS;

DELTA-SIGMA MODULATORS; DISCRETE TIME SYSTEMS; NONLINEAR Z-DOMAIN SIMULATOR; SOFTWARE PACKAGE ZSIM; TRANSIENT CIRCUIT SIMULATION;

DATA CONVERSION, ANALOG TO DIGITAL;

EID: 0025401253     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.52741     Document Type: Article

References (13)

1. H. Inose, Y. Yasuda, and J. Murakami, “A telemetering system by code modulation—Delta-sigma modulation,” IRE Trans. Space Electron. Telem., vol. SET-8, pp. 204–209, Sept. 1962.
2. M. W. Hauser, P. J. Hurst, and R. W. Brodersen, “MOS ADC-filter combination that does not require precision analog components,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 80–82, Feb. 1985.
3. T. Misawa, J. E. Iwersen, L. J. Loporcaro, and J. G. Ruch, “Single-chip per channel CODEC with filters utilizing delta-sigma modulation,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 331–341, Aug. 1981.
4. R. Koch, B. Heise, F. Eckbauer, E. Engelhardt, J. A. Fisher, and F. Parzefall, “A 12-bit sigma-delta analog-to-digital converter with 15 MHz clock rate,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1003–1009, Dec. 1986.
5. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobyashi, and M. Ishikawa, “A 16b oversampling A/D conversion technology using triple integration noise shaping,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 48–49, Feb. 1987.
6. G. T. Brauns, “ZSIM: A table-based Z-domain simulator for delta-sigma modulators,” Master's thesis, North Carolina State Univ., 1987.
7. G. T. Brauns, M. B. Steer, S. H. Ardalan, and J. J. Paulos, “ZSIM: A nonlinear Z-domain simulator for delta-sigma modulators,” in Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 538–541, Nov. 1987.
8. W. B. Wilson, H. Z. Massoud, E. J. Swanson, R. T. George, Jr., and R. B. Fair, “Measurement and modeling of charge feedthrough in n-channel MOS analog switches,” IEEE J. Solid-State Circuits, pp. 1206–1212, Dec. 1985.
9. L. W. Nagel and D. O. Pederson, “SPICE—Simulation program with integrated circuit emphasis,” presented at the 19th Midwest Symp. on Circuit Theory, Waterloo, Ont., Apr. 1973.
10. W. M. Coughran, Jr., E. H. Grosse, and D. J. Roser. “CAzM: A circuit analyzer with macromodeling,” IEEE Trans. Electron Devices, vol. ED-30, pp. 1207–1213, 1983.
11. D. J. Erdman, “Duke release CAzM: Users guide,” Tech. Rep. CS-1987-24, Duke Univ., June 1987.
12. D. E. Ward and R. W. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 703–707, Oct. 1978.
13. P. Yang, B. D. Epler, P. K. Chatterjee, P. Tuohyand, A. Gribben, A. J. Walton, and J. M. Robertson,” Realistic worst-case parameters for circuit simulation,” IEEE Proc., vol. 134, pp. 137–140, Oct. 1987.