Algorithms for Image Component Labeling on SIMD Mesh-Connected Computers

IEEE Transactions on Computers

Volumn 39, Issue 2, 1990, Pages 276-281

  Cypher, R E ^a   Snyder, L ^a   Sanz, J L C ^b  

^a UNIVERSITY OF WASHINGTON   (United States)

^b IBM ALMADEN RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING--ALGORITHMS; COMPUTER SYSTEMS, DIGITAL--MULTIPROCESSING;

ARRAY PROCESSING; IMAGE COMPONENT LABELING; MESH CONNECTED COMPUTERS; MIMD COMPUTERS; PARALLEL ALGORITHMS;

IMAGE PROCESSING;

EID: 0025387449     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.45215     Document Type: Article

References (15)

1. F. Veillon, “One pass computation of morphological and geometrical properties of objects in digital pictures,” Signal Processing, vol. 1, pp. 175-189, 1979.
2. R. Hummel and A. Rojer, “Implementing a parallel connected component algorithm on MIMD architectures,” in Proc. Workshop Comput. Architecture Pattern Analysis Image Data Base Management, Miami, FL, IEEE. 1985.
3. D. Nassimi and S. Sahni, “Finding connected components and connected ones on a mesh-connected parallel computer,” SIAM J. Compute vol. 9, no. 4, pp. 744-757, 1980.
4. D. Hillis and G. Steele, “Data parallel algorithms,” Commun. ACM, vol. 29, no. 12, Dec. 1986.
5. A. Agraval and A. Kulkami, “A sequential approach to the extraction of shape features,” CVGIP, vol. 6, pp. 538-557, 1977.
6. Q. F. Stout, “Using clerks in parallel processing,” in Proc. 23rd Annu. Symp. Foundations Comput. Sci., 1983, vol. 272-279.
7. M. J. B. Duff, “Review of the CLIP image processing system,” in Proc. Nat. Comput. Conf., Anaheim, CA, 1978.
8. K. E. Batcher, “Design of a massively parallel processor,” IEEE Trans. Comput., vol. C-29, pp. 836-840, 1980.
9. NCR Microelectronics Division, Product Description ncr 45cg72, NCR Corp., Dayton, OH, 1984.
10. R. Miller and Q. Stout, “Varying diameter and problem size in mesh connected computers,” in Proc. Int. Conf. Parallel Processing, IEEE, 1985.
11. T. J. Fountain, “Plans for the CLIP7 Chip,” in Integrated Technology for Parallel Image Processing, S. Levialdi, Ed. New York: Academic, 1985, 199-214.
12. K. N. Matthews, “The CLIP7 Image Analyser-A multi-bit processor array,” Ph.D. dissertation, Univ. of London, 1986.
13. C. Dyer and A. Rosenfeld, “Parallel image processing by memory-augmented cellular automata,” IEEE Trans. Pattern Anal. Machine Intell., vol. PAM 1-3, 29-41, 1981.
14. S. R. Kosaraju, “Fast parallel processing array algorithms for some graph problems,” in Proc. 11th Annu. ACM Symp. Theory Comput., 1979, pp. 231-236.
15. S. Levialdi, “On shrinking binary picture patterns,” Commun. ACM, vol. 15, vol. I, pp. 7-10, 1972.