Architecture-Driven Synthesis Techniques for VLSI Implementation of DSP Algorithms

Proceedings of the IEEE

Volumn 78, Issue 2, 1990, Pages 319-335

  deMan, Hugo ^a   Catthoor, Francky ^b   Goossens, Gert ^b   Vanhoof, Jan ^b   Van Meerbergen, Jef ^c   Note, Stefaan ^b   Huisken, Jos ^c  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b IMEC   (Belgium)

^c PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTERS, DIGITAL--SPECIAL PURPOSE APPLICATION; SIGNAL PROCESSING--DIGITAL TECHNIQUES;

DIGITAL SIGNAL PROCESSING (DSP); SILICON COMPILATION;

INTEGRATED CIRCUITS, VLSI;

EID: 0025385726     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/5.52215     Document Type: Article

References (57)

1. J. Allen, "Computer Architecture for Digital Signal Processing," Proc. IEEE, vol. 73, no. 5, pp. 854–873, May 1985.
2. R. K. Brayton, R. Camposano, G. De Micheli, R. H. J. H. Otten, and J. van Eijndhoven, "The Yorktown Silicon Compiler," in D. Gajski, ed., "Silicon Compilation," pp. 204–310, 1988.
3. F. Catthoor, J. Rabaey, C. Goossens, J. Van Meerbergen, R. Jain, H. De Man, and J. Vandewalle, "Architectural Strategies for an Application-Specific Synchronous Multiprocessor Environment," IEEE Trans. Acoust, Speech, Signal Processing, vol. 36, no. 2, pp. 265–284, Feb. 1988.
4. F. Catthoor and H. De Man, "Customized Architectural Methodologies for High-Speed Image and Video Processing," in Proc. IEEE Int. Conf. Acoust, Speech, Signal Processing. New York, NY: IEEE, 1988, pp. 1985–1988.
5. F. Catthoor, J. Vandewalle, and H. De Man, "Simulated-Annealing based Optimisation of Coefficient and Data Word-lengths in Digital Filters," Int. J. Circuit Theory and Applications, vol. 16, pp. 371–390, Sep. 1988.
6. F. Catthoor, J. Rabaey, and H. De Man, "Target Architectures in the Cathedral Synthesis Systems: Objectives and Design Experience," in Proc. IEEE Int. Symp. on Cric. and Systems (Portland, OR, May 1989).
7. F. Catthoor, D. Lanneer, and H. De. Man, "Application-Specific Microcoded Architectures for Efficient Fixed-Rate DFT and FFT," Proc. IEEE Int. Symp. on Circ. and Systems (Portland, OR, May 1989).
8. F. Catthoor, J. Van Sas, L. Inze, and H. De Man, "Testability Strategy for Multi-Processor Architecture in a Silicon Compilation Environment," IEEE Design and Test of Computers, Apr. 1989.
9. L. Claesen, F. Catthoor, H. De Man, J. Vandewalle, S. Note, and K. Mertens, "A CAD Environment for the thorough Analysis, Simulation and Characterization of VLSI implementable DSP Systems," in Proc. IEEE Int. Conf. on Computer Design (Port Chester, NY, Oct. 1986), pp. 72–75.
10. L Claesen, F. Catthoor, D. Lanneer, G. Goossens, S. Note, J. Van Meerbergen, and H. De Man, "Automatic Synthesis of Signal Processing Benchmark using the Cathedral Silicon Compilers," in Proc. IEEE Custom Integrated Circuits Conf. (Rochester, NY, May 1988), Paper 14.7/1–4.
11. E. G. Coffman, Jr. Computer and Job Scheduling Theory. New York, NY: Wiley, 1976.
12. J. Decaluwe, J. Rabaey, J. Van Meerbergen, and H. De Man, "Inter-Processor Communication in Synchronous Multi-Processor Digital Signal Processing Chips," to be published in IEEE Transactions on Acoustics, Speech and Signal Processing, 1989.
13. H. De Man, "Evolution of CAD-Tools towards Third Generation Custom VLSI-Design," in Digest Europ. Conf. on Solid-State Circuits (Toulouse, France, Sep. 1985) pp. 256–256c.
14. H. De Man, J. Rabaey, P. Six, and L. Claesen, "Cathedral-II: a Silicon Compiler for Digital Signal Processing," IEEE Design and Test Magazine, pp. 13–25, Dec. 1986.
15. H. De Man, J. Rabaey, J. Huisken, and J. Van Meerbergen, "Silicon Compilation of DSP Systems with Cathedral-II," ESPRIT Technical Week, Brussels, Sep. 1987.
16. G. De Micheli, "Performance-Oriented Synthesis in the Yorktown Silicon Compiler," in Proc. IEEE Int. Conf. on Comp.-Aided Design, 1986, pp. 138–141.
17. S. Eisenbach, Functional Programming: Languages, Tools and Architectures. Chichester, UK: Ellis Horwood Limited Publ., 1987.
18. A. Fettweis, "Wave Digital Filters: Theory and Practice," Proc. IEEE, vol. 74, no. 2, pp. 270–327, Feb. 1986.
19. J. R. Fox and J. A. Fried, "Telecommunications Circuit Design using the Silc Silicon Compiler," in Proc. IEEE Int. Conf. Computer Design (Port Chester, NY, Oct. 1985) pp. 213–219.
20. D. Gajski, ed., Silicon Compilation. Reading, MA: Addison-Wesley, 1988.
21. T. Gautier and P. Le Guernic, "signal, a Declarative Language for Synchronous Programming of Real-Time Systems," Lecfure Notes in Computer Science, vol. 274, (Functional Languages and Computer Architectures), pp. 257–277, 1987.
22. L. Gazsi, "Explicit Formulas for Lattice Wave Digital Filters," IEEE Trans. Circuits Syst., vol. CAS-32, pp. 68–88, Jan. 1985.
23. C.Goossens, R.Jain, J. Vandewalle, and H. De Man, "An Optimal and Flexible Delay Management Technique for VLSI," in C. I. Byrnes and A. Lindquist eds., Computational and Combinatorial Methods in Systems Theory, Amsterdam, The Netherlands: Elsevier, 1986, pp. 409–418.
24. G. Goossens, J. Rabaey, J. Vandewalle and H. De Man, "An Efficient Microcode-Compiler for Custom DSP-Processors," in Proc. IEEE Int. Conf. Comp.-Aided Design (Santa Clara, CA, Nov. 1987), pp. 24–27.
25. G. Goossens, J. Vandewalle, and H. De Man, "Loop Optimization in Register-Transfer Scheduling for DSP-Systems," in Proc. 26th ACM/IEEE Design Automation Conf. (Las Vegas, NV, June 1989), pp. 826–831.
26. B. S. Haroun and M. I. Elmasry, "Automatic Synthesis of a Multi-Bus Architecture for DSP," in Proc. lEEEInt. Conf. Comp. Aided Design (Santa Clara, CA, Nov. 1988), pp. 44-47.
27. R. I. Hartley and J. R. Jasica, "Behavioral to Structural Translation in a Bit-Serial Silicon Compiler," IEEE Trans. Computer-Aided Design, vol. CAD-7, no. 8, pp. 877–886, Aug. 1988.
28. P. N. Hilfinger, "A High-Level Language and Silicon Compiler for Digital Signal Processing," in Proc. IEEE Custom Integrated Circuits Conf. (Portland, OR, May 1985), pp. 213–216.
29. J. Huisken, H. Janssens, P. Lippens, O. McArdle, R. Segers, P. Zegers, A. Delaruelle, and J. v. Meerbergen, "Design of DSP Systems using the Piramid Library and Design Tools," in Proc. Int. Workshop on Logic and Arch. Synthesis for Silicon Compilers (Grenoble, France, May 1988).
30. R. Jain, F. Catthoor, J. Vanhoof, B. De Loore, L. Claesen, J. Van Ginderdeuren, H. De Man, and J. Vandewalle, "Custom Integration of PCM-FDM Transmultiplexer using a Computer-Aided Design Methodology," IEEE Trans. Circuits Syst., vol. CAS-33, pp. 183–195, Feb. 1986.
31. R. Jamier, N. Bekkara, and A. Jerraya, "The Automatic Synthesis of Data Processing Systems," in Proc. IEEE Int. Conf. on Computer Design (Port Chester, NY, Oct. 1986) pp. 64–67.
32. H. Joepen and M. Glesner, "Architecture Construction for a General Silicon Compiler System," in Proc. IEEE Int. Conf. on Computer Design (Port Chester, NY, 1985), pp. 312–316.
33. H. T. Kung, "Why Systolic Architectures?," IEEE Computer Magazine, vol. 15(1), pp. 37–46, Jan. 1982.
34. C. Leiserson and J. Saxe, "Optimizing Synchronous Circuitry by Retiming," in R. Bryant, ed., Third Caltech Conference on VLSI. Boston, MA: Computer Science Press, 1983.
35. S. Note, J. Van Meerbergen, F. Catthoor, and H. De Man, "Automated Synthesis of a High-speed CORDIC Algorithm with the CATHEDRAL-III Compilation System," in Proc. IEEE Int. Symp. on Circuits and Systems (Helsinki, Finland, June 1988), pp. 581–584.
36. S. Note, J. Van Meerbergen, F. Catthoor, and H. De Man, "Hard-Wired Data-Path Synthesis for High-Speed DSP Systems with the Cathedral-III Compilation Environment," in Proc. Int. Workshop on Logic and Architecture Synthesis (Grenoble, France, May 1988).
37. B. M. Pangrle and D. Gajski, "State Synthesis and Connectivity Binding for Microarchitecture Compilation," in Proc. IEEE Int. Conf. Comp.-Aided Design (Santa Clara, CA, Nov. 1986), pp. 210–213.
38. N. Park and A. C. Parker, "Sehwa, a Software Package for Synthesis of Pipelines from Behavioral Specifications," IEEE Trans. on Comp. Aided Design, vol. CAD-7, no. 3, pp. 356–370, Mar. 1988.
39. P. G. Paulin and J. P. Knight, "Force-Directed Scheduling in Automatic Data Path Synthesis," in Proc. 24th IEEE/ACM Design Automation Conf. (Miami, FL, July 1987), pp. 195–202.
40. Z. Peng, "Synthesis of VLSI Systems with the CAMAD Design Aid," in Proc. 23rd ACM/IEEE Design Automation Conf. (Las Vegas, NV, June 1986), pp. 278-284.
41. S. Pope, "Automated Generation of Signal Processing Circuits," Doctoral Dissertation, U.C. Berkeley, Feb. 1985.
42. J. Rabaey, S. Pope, and R. Broderson, "An Integrated Automatic Layout Generation System for DSP Circuits," lEEETrans. on Computer-Aided Design, vol. CAD-4, no. 3, pp. 285–296, July 1985.
43. J. Rabaey, J. Vanhoof, G. Goossens, F. Catthoor, and H. De Man, "Cathedral II: Computer Aided Synthesis of Digital Signal Processing Systems," in Proc. IEEE Custom Integrated Circuits Conf. (Portland, OR, May 1987), pp. 157–160.
44. J. Rabaey, H. De Man, J. Vanhoof, G. Goossens, and F. Catthoor, "Cathedral-II: A Synthesis System for Multi-Processor DSP Systems," in D. Gajski, ed., Silicon Compilation, pp. 311–360, 1988.
45. C. Sechen, A. Sangiovanni-Vincentelli, "The Timber Wolf Placement and Routing Package," in Proc. IEEE Custom Integr. Circuits Conf. (Rochester, NY, May 1984), pp. 522–527.
46. P. Six, L. Claesen, J. Rabaey, and H. De Man, "An Intelligent Module Generator Environment," in Proc. 23rd ACM/IEEE Design Automation Conf. (Las Vegas, NV, June 1986), pp. 730–735.
47. R. J. Sluyter, H. J. Kotmans, and A. van Leeuwarden, "A Novel Method for Pitch Extraction from Speech and a Hardware Model applicable to Vocoder Systems,"in Proc. lEEE Int. Conf. on Acoustics, Speech and Signal Processing (Denver, CO, April 1980), pp. 45–48.
48. J. Southhard, " Mac Pitts: An Approach to Silicon Compilation,"IEEE Computer Magazine, vol. 16, no. 12, 74–87, Dec. 1983.
49. U. Totzek and F. Matthiesen, " Integrierte Video-Matrix mit Filtern zur Abtastratenkonversion,"ITC-Fachberichte, Proc. of ITG-Fachtagung, Berlin, Oct. 1988.
50. C.-J. Tseng and D. Siewiorek, " Automated Synthesis of Data Paths in Digital Systems,"IEEE Trans. on Computer-aided Design, vol. CAD-5, no. 3, pp. 379–395, July 1986.
51. W. Ulbrich, "MOS Digital Fiter Deisgn," in B. Goodwin, ed., MOS IC Design for Telecommunications. Englewood Cliffs, NJ: Prentice-Hall, 1985.
52. W. Ulbrich and T. G. Noll, "Design of Dedicated MOS Digital Filters for High-Speed Applications," in Proc. IEEE Int. Symp. on Circ. and Systems (Kyoto, Japan, June 1985), pp. 255–258.
53. I. Verbauwhede, F. Catthoor, J. Vandewalle, and H. De Man, "Background Memory Management for the Synthesis of Algebraic Algorithms on Multi-Processor DSP Chips," in Proc. IFIP Int. Conf. on VLSI (Munich, West Germany, Aug. 1989), pp. 209–218.
54. J. Van Ginderdeuren, H. De Man, N. Goncalves, and W. Van Noije, "Compact NMOS Building Blocks and a Methodology for Dedicated Digital Filter Applications," IEEE J. Solid-state Circ., vol. SC-18, pp. 306–316, June 1983.
55. J. Van Ginderdeuren, H. De Man, F. Catthoor, and S. Beckers, "A Design Methodology for Compact Integration of Wave Digital Filters," in Digest Europ. Solid-State Circuits Conf. (Edinburgh, UK, Sep. 1984), pp. 210–213.
56. J. Vanhoof, J. Rabaey, and H. De Man, "A Knowledge Based CAD System for Synthesis of Multi-Processor Digital Signal Processing Chips," in Proc. IFIP Int. Conf. on VLSI (Vancouver, Canada, Aug. 1987), pp. 41–46.
57. J. Van Meerbergen, and H. De Man, "A True Silicon Compiler for the Design of Complex IC's for Digital Signal Processing," Philips Technical Review, vol. 44, no. 7, pp. 228–241, Feb. 1989.