Fully Differential ADC with Rail-to-Rail Common-Mode Range and Nonlinear Capacitor Compensation

IEEE Journal of Solid-State Circuits

Volumn 25, Issue 1, 1990, Pages 173-183

  Hester, Richard K ^a   Tan, Khen Sang ^a   Wit, Michiel De ^a   Fattaruso, John W ^a   Kiriaki, Sami ^a   Hellums, James R ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS, DIFFERENTIAL; CAPACITORS;

CAPACITOR VOLTAGE DEPENDENCE; CHARGE REDISTRIBUTION ANALOG-TO-DIGITAL CONVERTERS; COMMON-MODE REJECTION; DIFFERENTIAL ADC; DIFFERENTIAL SIGNALS; NONLINEAR CAPACITOR COMPENSATION;

DATA CONVERSION, ANALOG TO DIGITAL;

EID: 0025384808     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.50301     Document Type: Article

References (12)

1. J. L. McCreary et. al., “All-MOS charge redistribution analog-to-digital conversion techniques – Part I,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 371-379, Dec. 1975.
2. J. L. McCretjary, “Matching properties, and voltage and temperature dependence of MOS capacitors,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 608-616, Dec. 1981.
3. R. Singjh et. al., “Matching properties of linear MOS capacitors.” Solid-State Electron., vol. 32, no. 4, pp. 299–306, Apr. 1989.
4. J. H. Fischer et. al., “Line receiver interface circuit for high speed voiceband modems,” in ISSCC Dig. Tech. Papers, Feb. 25, 1987, pp. 298–299.
5. K. S. Tan, “On board self-calibration of analog-to-digital and digital-to-analog converters,” U.S. Patent 4 399 426, Aug. 16, 1983.
6. H. S. Lee et. al., “Self-calibration technique for A/D converters.” IEEE Trans. Circuits Syst., vol. CAS-30, no. 3, pp. 188-189, Mar. 1983.
7. C. Kaya et. al., “Polyside/metal capacitors for high precision A/D converters.” IEDM Tech. Dig. (San Francisco, CA), 1988, pp. 782-785.
8. R. K. Hester et. al., “A monolithic data acquisition channel,” IEEE J. Solid-State Circuits, vol. SC-18, no. 1, pp. 57-65, Feb. 1983.
9. J. A. Fisher et. al., “A highly linear CMOS buffer amplifier,” IEEE J. Solid-State Circuits, vol. SC-22, no. 3, pp. 330-334, June 1987.
10. J. N. Babanezhad, “A rail-to-rail CMOS op amp,” IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1414–1418, Dec. 1988.
11. C. A. Laber et. al., “Design considerations for a high-performance 3-micron CMOS analog standard cell library,” IEEE J. Solid-State Circuits, vol. SC-22, no. 2, pp. 181-189, Apr. 1987.
12. T. L. Tewksbury et. al., “The effects of oxide traps on the large-signal transient response of analog MOS circuits,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 542-544, Apr. 1989.