Relating CMOS Inverter Lifetime to DC Hot-Carrier Lifetime of NMOSFET’s

IEEE Electron Device Letters

Volumn 11, Issue 1, 1990, Pages 39-41

  Lee, Peter M ^a   Ko, Ping K ^a   Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES, MOSFET--APPLICATIONS; SEMICONDUCTOR MATERIALS--CHARGE CARRIERS;

CMOS INVERTER LIFETIME; DC HOT-CARRIER LIFETIME; NMOSFETS; QUASI STATIC CIRCUIT AGING SIMULATION;

ELECTRIC INVERTERS;

EID: 0025254790     PISSN: 07413106     EISSN: 15580563     Source Type: Journal    
DOI: 10.1109/55.46924     Document Type: Article

References (9)

1. C. Hu, S. C. Tam, F.-C. Hsu, P. K. Ko, T. Y. Chan, and K. W, Terrill, “Hot-electron-induced MOSFET degradation-Model, monitor, and improvement,” IEEE Trans. Electron Devices, vol. ED-32, no. 2, pp. 375-385, Feb. 1985.
2. M. M. Kuo et al., “Simulation of MOSFET lifetime under ac hot-electron stress,” IEEE Trans. Electron Devices, vol. 35, no. 7, pp. 1004-1011, July 1988.
3. J. Y. Choi, P. K. Ko, and C. Hu, “Effects of oxide field on hot-carrier-induced degradation of metal-oxide-semiconductor field-effect transistors,” Appl. Phys. Lett., vol. 50, pp. 1188-1190, 1987.
4. T. Y. Chan, C. L. Chiang, and H. Gaw, “New insight into hot-electron-induced degradation of n-MOSFET’s,” in IEDM Tech. Dig., Dec. 1988, pp. 196-199.
5. W. Weber, C. Werner, and A. V. Schwerin, “Lifetimes and substrate currents in static and dynamic hot-carrier degradation,” in IEDM Tech. Dig., Dec. 1986, pp. 390-393.
6. P. M. Lee, M. M. Kuo, K. Seki, P. K. Ko, and C. Hu, “Circuit aging simulator (CAS),” in IEDM Tech. Dig., Dec. 1988, pp. 134-137.
7. J. Y. Choi, P. K. Ko, and C. Hu, “Hot-carrier-induced MOSFET degradation under ac stress,” IEEE Electron Device Lett., vol. EDL-8, pp. 333-335, Aug. 1987.
8. S. Aur, “Kinetics of hot carrier effects for circuit simulation,” in Proc. IEEE Rel. Phys, Symp., Apr. 1989, pp. 88-91.
9. Y. Huruta, K. Maeguchi, and K. Kanzaki, “Impact of hot electron trapping on half micron PMOSFETs with p+ poly si gate,” in IEDM Tech. Dig., Dec. 1986, pp. 718-721.