An Analytical Model for the Determination of the Transient Response of CML and ECL Gates

IEEE Transactions on Electron Devices

Volumn 37, Issue 1, 1990, Pages 191-201

  Ghannam, Moustafa Y ^a   Mertens, Robert P ^b   Van Overstraeten, Roger J ^b  

^a CAIRO UNIVERSITY   (Egypt)

^b IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION--APPLICATIONS; LOGIC CIRCUITS, EMITTER COUPLED--ANALYSIS; SEMICONDUCTOR DEVICES--MODELING;

SPICE COMPUTER SIMULATION;

LOGIC DEVICES;

EID: 0025208814     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.43816     Document Type: Article

References (17)

1. J. M. C. Stork, “Bipolar transistor scaling for minimum switching delay and energy dissipation,” in IEDM Tech. Dig., 1988, p. 550.
2. A. Barna “Analytic approximations for propagation delays in current mode switching circuits including collector-base capacitances,” IEEE J. Solid-State Circuits, vol. SC-16, p. 597, 1981.
3. E. F. Chor, A. Brunnschweiler, and P. Ashburn “A propagation delay expression and its application to the optimization of poly silicon emitter ECL processes,” IEEE J. Solid-State Circuits, vol. 23, p. 251, 1988.
4. A. B. Glaser and G. E. Subak-Sharpe, Integrated Circuit Engineering. Reading MA: Addison-Wesley, 1979, p. 607.
5. T. Nakamura, K. Nakazato, T. Miyazaki, and M. Naga, “Integrated 84 ps ECL with I2L,” ISSCC Tech. Dig., 1984, p. 152.
6. T. Tashiro et al., “An 80 ps ECL circuit with high current density transistor,” in IEDM Tech. Dig., 1984, p. 686.
7. H. Takemura et. al., “Submicron epitaxial layer and RTA technology for extremely high speed bipolar transistors,” in IEDM Tech. Dig., 1986, p. 424.
8. K. Kikuchi, S. Kameyama, M. Kajiyama, M. Nishio, and T. Komeda, “A high speed bipolar LSI process using self-aligned double diffusion polysilicon technology,” in IEDM Tech. Dig., 1986, p. 420.
9. K. Washio, T. Nakamura, K. Nakazato, and T. Hayashida, “A 48 ps ECL in a self-aligned bipolar technology,” in ISSCC Tech. Dig., 1987, p. 58.
10. K. Ueno, H. Goto, E. Sugiyama, and H. Tsunoi, “A sub-40 ps ECL circuit at a switching current of 1.28 mA,” in IEDM Tech. Dig., 1987, p. 371.
11. T. C. Chen et. al., “A sub-50 ps single poly planar bipolar technology,” in IEDM Tech. Dig., 1988, p. 740.
12. T. Gomi et. al., “A sub-30ps Si bipolar LSI technology,” in IEDM Tech. Dig., 1988, p. 744.
13. M. C. Wilson, S. Duncan, and P. C. Hunt, “An ultra high speed trench isolated double polysilicon bipolar process,” in Proc. ESSDERC Conf., 1988, p. C4-101.
14. T. C. Chen et al., “A submicron high performance bipolar technology,” in Symp. VLSI Technol. Dig. Tech. Papers, 1989, p. 87.
15. P. R. Gray and R. G. Meyer, Analog Integrated Circuits, 2nd ed. New York: Wiley, 1984, pp. 428–440.
16. N. Hanaoka and A. Anzai, “Perspective of scaled bipolar devices,” in IEDM Tech. Dig., 1981, p. 512.
17. M. Y. Ghannam, R. Mertens, and R. Van Overstraeten, inProc. ESSDERC Conf. (Berlin), 1989, p. 801.