A VLSI Architecture for a Pel Recursive Motion Estimation Algorithm

IEEE Transactions on Circuits and Systems

Volumn 36, Issue 10, 1989, Pages 1291-1300

  Kim, Rin Chul ^a   Lee, Sang ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING--ALGORITHMS; INTEGRATED CIRCUITS, VLSI;

IMAGE SEQUENCES; INTERPROCESSOR WIRING; PIPELINING PARALLELISM; PREDICTIVE CODING; VLSI ARCHITECTURE;

IMAGE PROCESSING;

EID: 0024754624     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.44345     Document Type: Article

References (17)

1. A. N. Netravali and J. D. Robbins, “Motion compensated television coding: Part I,” Bell Syst. Tech. J., vol. 58, pp. 631–670, Mar. 1979.
2. B. G. Haskell, D. Pearson, and H. Yamamoto, Eds., IEEE J. Select. Area in Commun., Low Bit Rate Coding of Moving Images, vol. SAC-5, Aug. 1987.
3. H. G. Musmann, P. Pirsch, and H. J. Grallert, “Advances in picture coding,” Proc. IEEE, vol. 73, pp. 523–548, Apr. 1985.
4. C. Cafforio and F. Rocca, “The differential methods for image motion estimation,” in Image Sequence Processing and Dynamic Scene Analysis, T. S. Huang, Ed. Berlin, Germany: Springer-Verlag, 1983.
5. S. Sabri et al., “Coding of video signals 50 Kbps using motion compensation techniques,” in IEEE Mil. Commun. Conf. Proc., pp. 809–816, 1983.
6. E. Dubois and S. Sabri, “Noise reduction in image sequences using motion compensated temporal filtering,” IEEE Trans. Commun., vol. COM-32, July 1984.
7. H. T. Kung, “Why systolic architecture?,” IEEE Computer Mag., vol. 17, pp. 37–46, June 1984.
8. S. Y. Kung, “VLSI array processors,” IEEE ASSP Mag., vol. 2, pp. 4–22, July 1985.
9. S. Y. King and Y. H. Hu, “A highly concurrent algorithm and pipelined architecture for solving toeplitz system,” IEEE Trans. Acoust. Speech, Signal Processing, vol. ASSP-31, pp. 66–76, Feb. 1983.
10. S. Y. Kung, “On super computing with systolic/wavefront array processing, Proc. IEEE, vol. 72, pp. 867–884, July 1984.
11. H. D. Cheng, W. C. Lin, and K. S. Fu, “Spacetime domain expansion approach to VLSI and its application to hierarchical scene matching,” IEEE Trans. Pattern A Mach. Intell., vol. PAMI-7, pp. 306–319, May 1985.
12. W. Sung and S. K. Mitra, “Efficient multiprocessor implementation of recursive digital filter,” in Proc. ICASSP, Tokyo, Japan, pp. 257–260, 1986.
13. R. H. Travassos and A. Andrews, “VLSI implementation of parallel Kalman filter,” AIAA J., vol. 21, pp. 643–649, 1982.
14. H. Lu, E. A. Lee, and D. G. Messerschmitt, “Fast recursive filtering with multiple slow precessing elements,” IEEE Trans. Circuits Syst., vol. CAS-32, pp. 1119–1129, Nov. 1985.
15. M. Fortier, S. A. Sabri, and O. Bahgat, “Architecture for VLSI implementation of motion-compensated video processors,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 250–259, Feb. 1986.
16. K. Hwang and F. A. Brick, Computer Architecture and Parallel Processing. New York: McGraw-Hill, 1984.
17. R. j. Moorhead, S. A. Rajala and L. W. Cook, “Image sequence compression using a pel-recursive motion-compensated technique,” IEEE J. Selected Area in Commun., vol. SAC-5, pp. 1100–1114, Aug. 1987.