SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

IEEE Transactions on Computers

Volumn 38, Issue 10, 1989, Pages 1383-1386

A VLSI Architecture for Fast Inversion in GF(2m)

(1) Feng, Gui Liang a

a Shanghai Institute of Computer Technology ^* (China)

Author keywords

Fast finite field inversion; finite field multiplication; serial in parallel out; VLSI pipeline architecture

Indexed keywords

COMPUTER PROGRAMMING--ALGORITHMS; INTEGRATED CIRCUITS, VLSI--DESIGN;

FAST FINITE FIELD INVERSION; FINITE FIELD MULTIPLICATION; VLSI PIPELINE ARCHITECTURE;

COMPUTERS, DIGITAL;

EID: 0024750016 PISSN: 00189340 EISSN: None Source Type: Journal
DOI: 10.1109/12.35833 Document Type: Article

Times cited : (86)

References (12)

1
- 0003525992
- Cambridge, MA: MIT Press
- W.W. Peterson and E.J. Weldon, Error-Correcting Codes. Cambridge, MA: MIT Press, 1972.
- (1972) Error-Correcting Codes.
- Peterson, W.W.¹ Weldon, E.J.²

2
- 0004216907
- New York: McGraw-Hill
- E.R. Berlekamp, Algebraic Coding Theory. New York: McGraw-Hill, 1968.
- (1968) Algebraic Coding Theory.
- Berlekamp, E.R.¹

3
- 0003525990
- New York: North-Holland
- F.J. MacWilliams and N.J.A. Sloane, The Theory of Error-Correcting Codes. New York: North-Holland, 1977.
- (1977) The Theory of Error-Correcting Codes.
- MacWilliams, F.J.¹ Sloane, N.J.A.²

4
- 0004238984
- Reading, MA: Addison-Wesley
- D.E.R. Denning, Cryptography and Data Security. Reading, MA: Addison-Wesley, 1983.
- (1983) Cryptography and Data Security.
- Denning, D.E.R.¹

5
- 0016883773
- Galois switching functions and their applications
- Jan.
- B. Benjauthrit and I.S. Reed, “Galois switching functions and their applications,” IEEE Trans. Comput., vol. C-25, pp. 78–86, Jan. 1976.
- (1976) IEEE Trans. Comput. , vol.C-25 , pp. 78-86
- Benjauthrit, B.¹ Reed, I.S.²

6
- 0016486782
- The use of finite fields to compute convolutions
- Mar.
- I.S. Reed and T.K. Truong, “The use of finite fields to compute convolutions,” IEEE Trans. Inform. Theory, vol. IT-21, pp. 208–213, Mar. 1975.
- (1975) IEEE Trans. Inform. Theory , vol.IT-21 , pp. 208-213
- Reed, I.S.¹ Truong, T.K.²

7
- 0021411526
- Systolic multipliers for finite fields GF(2m)
- Apr.
- C.S. Yeh, I.S. Reed, and T.K. Truong, “Systolic multipliers for finite fields GF(2m),” IEEE Trans. Comput., vol. C-33, pp. 357–360, Apr. 1984.
- (1984) IEEE Trans. Comput. , vol.C-33 , pp. 357-360
- Yeh, C.S.¹ Reed, I.S.² Truong, T.K.³

8
- 0015201038
- A cellular-array multiplier for GF(2m)
- Dec.
- B.A. Law and C.K. Rushforth, “A cellular-array multiplier for GF(2m),” IEEE Trans. Comput., vol. C-20, pp. 1573–1578, Dec. 1971.
- (1971) IEEE Trans. Comput. , vol.C-20 , pp. 1573-1578
- Law, B.A.¹ Rushforth, C.K.²

9
- 0016945783
- Two's complement pipeline multipliers
- Apr.
- R.F. Lyon, “Two's complement pipeline multipliers,” IEEE Trans. Commun., vol. COM-24, pp. 418–425, Apr. 1976.
- (1976) IEEE Trans. Commun. , vol.COM-24 , pp. 418-425
- Lyon, R.F.¹

10
- 0021289639
- A fast VLSI multiplier for GF(2m)
- Jan.
- P.A. Scott, S.E. Tavares, and L.E. Peppard, “A fast VLSI multiplier for GF(2m),” IEEE J. Select. Areas Commun., vol. SAC-4, pp. 62–66, Jan. 1986.
- (1986) IEEE J. Select. Areas Commun. , vol.SAC-4 , pp. 62-66
- Scott, P.A.¹ Tavares, S.E.² Peppard, L.E.³

11
- 0022108239
- VLSI architectures for computing multiplications and inverses in GF(2m)
- Aug.
- C.C. Wang, T.K. Truong, H.M. Shao, L.J. Deutsch, J.K. Omura, and I.S. Reed, “VLSI architectures for computing multiplications and inverses in GF(2m),” IEEE Trans. Comput., vol. C-34, pp. 709–717, Aug. 1985.
- (1985) IEEE Trans. Comput. , vol.C-34 , pp. 709-717
- Wang, C.C.¹ Truong, T.K.² Shao, H.M.³ Deutsch, L.J.⁴ Omura, J.K.⁵ Reed, I.S.⁶

12
- 0004216195
- U.S. Patent Application, to appear.
- J.L. Massey and J.K. Omura, “Computational method and apparatus for finite field arithmetic,” U.S. Patent Application, to appear.
- Computational method and apparatus for finite field arithmetic
- Massey, J.L.¹ Omura, J.K.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.