A VLSI Architecture for Real-Time and Flexible Image Template Matching

IEEE Transactions on Circuits and Systems

Volumn 36, Issue 10, 1989, Pages 1336-1342

  Chou, Chun Hsien ^a   Chen, Yung Chang ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SYSTEMS, DIGITAL--PARALLEL PROCESSING; IMAGE PROCESSING;

FLEXIBLE ARCHITECTURE; IMAGE MATCHING; IMAGE TEMPLATE MATCHING; INTERFRAME MOTION ESTIMATION; PARALLEL ALGORITHM; PIPELINE PROCESSING;

INTEGRATED CIRCUITS, VLSI;

EID: 0024749251     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.44340     Document Type: Article

References (25)

1. D. I. Barnea and H. F. Silverman, “A class of algorithm for fast digital image registration,” IEEE Trans. Comput., vol. C-21, pp. 179–186, Feb. 1972.
2. R. Y. Wong and E. L. Hall, “Sequential hierarchical scene matching,” IEEE Trans. Comput., vol. C-27, pp. 359–366.
3. T. S. Huang and R. Y. Tsai, “Image sequence analysis: Motion estimation,” in Image Sequence Analysis. Berlin, Germany, Springer-Verlag, pp. 103–116, 1981.
4. A. L. Gilbert, M. K. Giles, G. M. Flachs, R. B. Rogers, and Yee Hsun U., “A real-time tracking system,” IEEE Trans. Patt. Anal. Mach. Intell., vol. PAMI-2, pp. 47–56, Jan. 1980.
5. J. R. Jain and A. K. Jain, “Displacement measurement and its application in interframe image coding,” IEEE Trans. Commun., vol. COM-29, pp. 1799–1808, Dec. 1981.
6. R. Srinivasan and K. R. Rao, “Predictive coding based on efficient motion estimation,” IEEE Trans. Commun., vol. COM-33, pp. 888–895, Aug. 1985.
7. H. Yamaguchi, T. Sugi, and K. Kinuhata, “Movement-compensated frame-frequency conversion of television signals,” IEEE Trans. Commun., vol. COM-35, pp. 1069–1082, Oct. 1987.
8. B. G. Mertzios and A. N. Venetsanopoulos, “VLSI implementation of twodimensional digital filters via two dimensional filter chips,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 239–249, Feb. 1986.
9. M. J. B. Duff, “Cellular logic array for image processing,” Pattern Recognition 5, pp. 229–246, 1973.
10. K. E. Batcher, “Design of a massively parallel processor,” IEEE Trans. Comput., vol. C-29, pp. 836–840, 1980.
11. H. T. Kung, “Why systolic architecture?” Computer, vol. 15, pp. 37–46, Jan. 1982.
12. H. T. Kung and R. L. Picard, “One-dimensional systolic arrays for multidimensional convolution and resampling,” in VLSI for Pattern Recognition and Image Processing, (Ed. K. S. Fu). Berlin, Germany: Springer-Verlag, pp. 9–24, 1984.
13. H. T. Kung and S. W. Song, “A systolic 2-D convolution chip,” in Multicomputer and Image Processing: Algorithm and Programs, (Eds., K. Preston, Jr. and L. Uhr). New York: Academic, pp. 373–384, 1982.
14. T. Y. Young and P. S. Liu, “VLSI arrays for pattern recognition and image processing: I/O bandwidth consideration,” in VLSI for Pattern Recognition and Image Processing, (Ed. K. S. Fu). Berlin, Germany: Springer-Verlag, pp. 25–42, 1984.
15. S. Sternberg, “Parallel architecture for image processing,” in Proc. 3rd Int. Computer Software and Application Conf., Chicago, IL, 1979.
16. T. Fukushima, “Image signal processor computes fast enough for grey-scale video,” Electron. Des., pp. 209–215, Oct. 1984.
17. C. H. Chou and Y. C. Chen, “An algorithm and hardware architecture for real-time 2-D image convolution,” in Proc. Int. Computer Symp. 1986, Tainan, Taiwan, pp. 986–993.
18. M. O. Ahmad and D. Sundararajan, “A fast implementation of twodimensional convolution algorithm for image-processing applications,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 577–579, May 1987.
19. T. C. Henderson, E. E. Triendl, and R. Winter, “Edge- and shape-based geometric registration,” IEEE Trans. Geosci. Remote Sensing, vol. GE-23, pp. 334–342, May 1985.
20. Z. Fang, X. Li, and L. M. Ni, “Parallel algorithm for image template matching on hypercube SIMD computers,” IEEE Trans. Patt. Anal. Mach. Intell., vol. PAMI-9, pp. 47–56, Nov. 1987.
21. D. E. Dudgeon and R. M. Mersereau, Multidimensional Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1984.
22. Mitsubishi Semiconductors IC Memories Data Book, 1985.
23. Motorola Memory Data Book, 1984.
24. Logic Data Book, vol. 2, National Semiconductor Corp., 1984.
25. TRW Data Book, 1985.