Uniplanar Monolithic Frequency Doublers

IEEE Transactions on Microwave Theory and Techniques

Volumn 37, Issue 8, 1989, Pages 1249-1254

  Hirota, Tetsuo ^a   Ogawa, Hiroyo ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, MONOLITHIC--MICROWAVES; SEMICONDUCTING GALLIUM ARSENIDE--APPLICATIONS; WAVEGUIDES--APPLICATIONS;

COPLANAR WAVEGUIDES; FREQUENCY QUADRUPLER; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS (MMIC); SLOTLINES; UNIPLANAR MONOLITHIC FREQUENCY DOUBLERS;

ELECTRONIC CIRCUITS, FREQUENCY MULTIPLYING;

EID: 0024716332     PISSN: 00189480     EISSN: 15579670     Source Type: Journal    
DOI: 10.1109/22.31087     Document Type: Article

References (10)

1. A. Gopinath and J.B. Rankin, “Single-gate MESFET frequency doublers,” IEEE Trans. Microwave Theory Tech., vol. MTT-30, pp. 869–875, June 1982.
2. C. Rauscher, “High-frequency doubler operation of GaAs field-effect transistors,” IEEE Trans. Microwave Theory Tech., vol. MTT-31, pp. 462–473, June 1983.
3. P.T. Chen, C-T. Li, and P.H. Wang, “Dual-gate GaAs MESFET as a frequency multiplier at Ku-band,” in IEEE MTT-S Int. Microwave Symp. Dig., June 1978, pp. 309–311.
4. M.S. Gupta, R.W. Layton, and T.T. Lee, “Performance and design of microwave FET harmonic generators,” IEEE Trans. Microwave Theory Tech., vol. MTT-29, pp. 261–263, Mar. 1981.
5. J.J. Pan, “Wideband MESFET frequency multiplier,” in IEEE MTT-S Int. Microwave Symp. Dig., June 1978, pp. 306–308.
6. R. Stancliff, “Balanced dual gate FET frequency doublers,” in IEEE MTT-S Int. Microwave Symp. Dig., June 1981, pp. 143–145.
7. T. Ohira et al., “Development of key monolithic circuits to Ka-band full MMIC receivers,” in IEEE Microwave and Millimeter-wave Monolithic Circuits Symp. Dig., June 1987, pp. 69–74.
8. T. Hirota, Y. Tarusawa, and H. Ogawa, “Uniplanar MMIC hybrids —A proposed new MMIC structure,” IEEE Trans. Microwave Theory Tech., vol. MTT-35, pp. 576–581, June 1987.
9. T. Takada, M. Togashi, and T. Hirota, “GaAs MESFET circuit simulation model,” Paper of Tech. Group, TG SSD83-124, IECE Japan, pp. 9–16, 1983 (in Japanese).
10. T. Enoki, K. Yamasaki, K. Osafune, and K. Ohwada, “0.3-μm advanced SAINT FET's having asymmetric n+-layers for Ultrahigh-frequency GaAs MMIC's,” IEEE Trans. Electron Devices, vol. ED-35, pp. 18–24, Jan. 1988.