A Digital Controlled Oscillator Based on Controlled Phase Shifting

IEEE Transactions on Circuits and Systems

Volumn 36, Issue 8, 1989, Pages 1101-1105

  Donzellini, Giuliano ^a   Caviglia, Daniele D ^a   Parodi, Giancarlo ^a   Ponta, Domenico ^a   Repetto, Paolo ^a  

^a UNIVERSITY OF GENOA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONTROL, ELECTRIC VARIABLES--FREQUENCY; LOGIC CIRCUITS, TRANSISTOR TRANSISTOR; PHASE LOCKED LOOPS;

CONTROLLED PHASE SHIFTING; DIGITAL CONTROLLED OSCILLATOR; DIGITAL PHASE LOCKED LOOPS; MSI TTL DISCRETE LOGIC; PHASE ACCUMULATOR REGISTER (PAR); PHASE ERROR EVALUATION;

OSCILLATORS;

EID: 0024715263     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.192420     Document Type: Article

References (12)

1. S. C. Gupta, “phaselocked loops,” Proc. IEEE, vol. 63, pp. 291-306, Feb. 1975.
2. F. M. Gardner, Phase Lock Techniques. 2nd ed. New York: Wiley, 1979.
3. W. C. Lindsey, Synchronization Systems in Communication and Control. Englewood Cliffs, NJ: Prentice-Hall, 1972.
4. A. Blanchard, Phase Locked Loops Application to Coherent Receiver Design. New York: Wiley, 1976.
5. W. C. Lindsey and C. M. Chie, “A survey of digital P.L.L.,” Proc. IEEE, vol. 69, pp. 410-431, Apr. 1981.
6. A. R. Saha and B. C. Mazumder, “A digital phase locked loop for generating frequency discriminating codes and frequency multiplication,” Proc. IEEE, vol. 69, pp. 472-473, Apr. 1981.
7. R. C. Den Dulk and J. J. Stuyt, “A versatile CMOS rate multiplier/variable divider,” IEEE J. Solid-Stale Circuits, vol. SC-18, June 1983.
8. H. Yamamoto and S. Mori, “Performance of a binary quantized all digital phaselocked loop with a new class of sequential filter,” IEEE Trans. Commun., vol. COM-26, pp. 35-45, Jan. 1978.
9. A. E. Payzin, “Analysis of digital bit synchronizer,” IEEE Trans. Commun., vol. COM-31, pp. 554-560, Apr. 1983.
10. J. P. Sandoz and W. Steenaart, “Performance improvement of a binary quantized all-digital phaselocked loop with a new aided-acquisition technique,” IEEE Trans. Commun., vol. COM-32, pp. 1269-1276, Dec. 1984.
11. G. W. Taylor and R. J. Bayruns, “A comparison of Si MOSFET and GaAs MESFET enhancement/depletion logic performance,” IEEE Trans. Electron Devices, vol. ED-32, pp. 1633-1641, Sept. 1985.
12. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Univ. California, Berkeley, ERL Memo ERL-M520, May 1975.