Cellular Automata-Based Pseudorandom Number Generators for Built-In Self-Test

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 8, Issue 8, 1989, Pages 842-859

  Hortensius, Peter D ^a   Mcleod, Robert D ^a   Pries, Werner ^a   Miller, D Michael ^a   Card, Howard C ^a  

^a UNIVERSITY OF MANITOBA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS--SHIFT REGISTERS; INTEGRATED CIRCUIT TESTING; MATHEMATICAL STATISTICS--RANDOM NUMBER GENERATION;

BUILT-IN SELF-TEST TECHNIQUES; CELLULAR AUTOMATA; CELLULAR AUTOMATA LOGIC BLOCK OBSERVATION (CALBO) CIRCUITS; CIRCUIT FAULT DETECTION; DESIGN FOR TESTABILITY; PSEUDORANDOM NUMBER GENERATORS;

INTEGRATED CIRCUITS, VLSI;

EID: 0024714960     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.31545     Document Type: Article

References (30)

1. E.B. Eichelberger and T.W. Williams, “A logic design structure for LSI testing,” in Proc. 14th Design Automation Conf., pp. 462468, June 1977.
2. S. Funatsu, N. Wakatsuki, and T. Arima, “Test generation systems in Japan,” in Proc. 12th Design Automation Conf. pp. 114–122, June 1975.
3. H. Ando, “Testing VLSI with random-access scan,” Compcon 80, pp. 50–52, Feb. 1980.
4. J.H. Stewart, “Future testing of large LSI circuit cards,” in IEEE Semiconductor Test Symp., pp. 6–17, Oct. 1977.
5. S.W. Golomb, Shift Register Sequences. San Francisco, CA: Hol-den-Day, 1982.
6. E.J. McCluskey, “Built-in self-test techniques,” IEEE Design Test. pp. 21–28, Apr. 1985.
7. B. Konemann, J. Mucha, and G. Zwiehoff, “Built-in logic block observation techniques,” in Proc. 1979 Int. Test Conf., pp. 37–41, Oct. 1979.
8. D. Knuth, Seminumerical Algorithms. Reading, MA: Addison-Wesley, 1981.
9. D.K. Bhavsar, “Concatenable polydividers: Bit-sliced LFSR chips for board self-test,” 1985 Int. Test Conf., pp. 88–93, 1985.
10. P.D. Hortensius, “Parallel computation of nondeterministic algorithms in VLSI,” Ph.D. dissertation, Univ. of Manitoba, Winnipeg, Canada, 1987.
11. D.M. Miller, Developments in Integrated Circuit Testing. New York: Academic, 1987.
12. R. Sedgewick, Algorithms. Reading, MA: Addison-Wesley, 1983.
13. T.W. Williams and K.P. Parker, “Design for testability-A survey,” Proc. IEEE, vol. 71, pp. 98–112, 1983.
14. S. Kirkpatrick and E.P. Stoll, “A very fast shift-register sequence random number generator,” J. Comput. Phys., vol. 40, pp. 517–526. 1981.
15. P.H. Bardell and W.H. McAnney, “Parallel pseudorandom sequences for built-in test,” 1984 Int. Test Conf., pp. 302–308, 1984.
16. J.L. Carter, “The theory of signature testing for VLSI,” in Proc. 14th Ann. ACM. Symp. Theory Computing, pp. 66–76, 1982.
17. S. Wolfram, “Statistical mechanics of cellular automata,” Rev. Modern Phys., vol. 55, pp. 601–644, 1983.
18. S. Wolfram, “University and complexity in cellular automata,” Physica, vol. 10D, pp. 1–35, 1984.
19. S. Wolfram, “Origins of randomness in physical systems,” Phys. Rev. Lett., vol. 55, pp. 449–452, 1985.
20. S. Wolfram, “Random sequence generation by cellular automata,” Advances Appl. Math., vol. 7, pp. 127–169, 1986.
21. W. Pries, A. Thanailakis, and H.C. Card, “Group properties of cellular automata and VLSI applications,” IEEE Trans. Comput., vol. C-35, pp. 1013–1024, Dec. 1986.
22. B.W. Podaima and R.D. McLeod, “Weighted test pattern generation for built-in self-test using cellular automata,” in Third Tech. Workshop, New Directions for 1C Testing, pp. 195–205, Oct. 1985.
23. K. Wagner, “Delay testing of digital circuits using PR input sequences,” CRC Rep. No. 86–19, Stanford, CA, 1986.
24. K.D. Wagner, C.K. Chin, and E.J. McCluskey, “Pseudorandom testing,” IEEE Trans. Comput., vol. C-36, pp. 332–343, Mar. 1987.
25. H.-J. Wunderlich, “Multiple distributions for biased random test patterns,” in 1988 IEEE Int. Test Conf., pp. 236–244, 1988.
26. H.D. Schnurmann, E. Lindbloom, and R.G. Carpenter, “The weighted random test-Pattern Generator,” IEEE Trans. Comput., vol. C-24, pp. 695–700, July 1975.
27. C.K. Chin and E.J. McCluskey, “Weighted pattern generation for built-in self-test,” Center Reliable Computing Tech. Rep. No. 84–7, Stanford University, Stanford, CA, 1984.
28. H.C. Card, P.G. Gulak, R.D. McLeod, and W. Pries, “?T complexity measures for VLSI computations in constant chip area,” IEEE Trans. Comput., vol. C-36, pp. 112–117, Jan. 1987.
29. C.A. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
30. M. Serra, D.M. Miller, and J.C. Muzio. “Linear cellular automata and LFSR's are isomorphic,” Third Tech. Workshop, New Directions 1C Testing, pp. 195–205, Oct. 1988.