Neural Networks for High-Storage Content-Addressable Memory: VLSI Circuit and Learning Algorithm

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 3, 1989, Pages 562-569

  Verleysen, Michel ^a   Sirletti, Bruno ^a   Vandemeulebroecke, AndrÉm ^a   Jespers, Paul G A ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE UNITS--DESIGN; INTEGRATED CIRCUITS, VLSI--DESIGN;

CONTENT-ADDRESSABLE MEMORY; LEARNING ALGORITHM; NEURAL NETWORKS; VLSI CIRCUIT;

SYSTEMS SCIENCE AND CYBERNETICS;

EID: 0024684015     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.32008     Document Type: Article

References (15)

1. W. MacCullogh and W. Pitts, “A logical calculus of the ideas immanent in nervous activity,” Bull. Math. Biophys., vol. 5, pp. 115–133, 1943.
2. R. Lippmann, “An introduction to computing with neural nets,” IEEE ASSP Magazine, vol. 4, pp. 4–22, Apr. 1987.
3. M. Minsky and S. Papert, Perceptrons: An Introduction to Computational Geometry. Cambridge, MA.: M.I.T. Press, 1969.
4. J. Hopfield, “Neural networks and physical systems with emergent collective computational abilities,” Proc. Natl. Acad. Sci. USA, vol. 79, pp. 2554–2558, Apr. 1982.
5. J. Hopfield, “Neurons with graded response have collective computational properties like those of two-state neurons,” Proc. Natl. Acad. Sci. USA, vol. 81, pp. 3088–3092, may 1984.
6. R. Hecht-Nielsen, “Neurocomputing: Picking the human brain,” IEEE Spectrum, vol. 25, pp. 36–41, Mar. 1988.
7. A. Murray, A. Smith, and Z. Butler, “VLSI bit-serial neural network,” in Proc. Int. Workshop VLSI for Artificial Intelligence (Univ. of Oxford, U.K.), July 1988, pp. F4/1—F4/9.
8. F. Blayo and P. Hurat, “A VLSI systolic array dedicated to Hopfield neural network,” in Proc. Int. Workshop VLSI Artificial Intelligence (Univ. of Oxford, U.K.), July 1988, pp. E2/1—E2/10.
9. M. Weinfeld, “A fully digital integrated CMOS Hopfield network including the learning algorithm,” in Proc. Int. Workshop VLSI Artificial Intelligence (Univ. of Oxford, U.K.), July 1988, pp. E1/1—E1/10.
10. H. Graf and P. de Vegvar, “A CMOS implemention of a neural network model,” in Proc. Stanford Conf. Adv. Res. in VLSI. Cambridge, MA: M.I.T. Press, 1987.
11. M. Verleysen, B. Sirletti, and P. Jespers, “A new VLSI architecture for neural associative memories,” in Proc. nEuro 88 (Paris, France), June 1988.
12. E. Fahlman and G. Hinton, “Connectionist architectures for artificial intelligence,” IEEE Comput., pp. 100–109, Jan. 1988.
13. L. Personnaz, I. Guyon, and G. Dreyfus, “Information storage and retrieval in spin-glass like neural networks,” J. Phys. Lett., no. 46, pp. 359–365, 1985.
14. D. Gonze, E. Charlier, and E. Gilissen, “Reseaux de neurones: étude de memoires associatives et conception d'un circuit CMOS programmable,” Eng. thesis, Universite Catholique de Louvain, Belgium, 1988.
15. L. Lasdon, Optimization Theory for Large Systems. London: Collier-MacMillan, 1970.